How to Implement an Asynchronous Test Wrapper for Networks-on-Chip Nodes

A dft architecture for asynchronous networks-on-chip xuan-tu tran, jean durupt,.

Asynchronous network-on-chip communication architecture performance analysis.

An asynchronous NOC architecture providing low latency service and its multi-level design framework (2005)

Article

Architecture Design Principles for the Integration of Synchronization Interfaces into Network-on-Chip Switches

Article

Design and analysis of on-chip communication for network-on-chip platforms.

A survey of techniques for mapping and scheduling applications to Network on Chip Systems

Technical Report

Prioritized direction based switch for bufferless network on chip architecture.

Article

A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application

Article