Loading...
Please wait, while we are loading the content...
Similar Documents
Fast cache and bus power estimation for parameterized system-on-a-chip design (2000)
| Content Provider | CiteSeerX |
|---|---|
| Author | Vahid, Frank Henkel, Jörg Givargis, Tony D. |
| Description | In Design Automation and Test in Europe (DATE |
| Abstract | We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique uses a two-step approach of first collecting intermediate data about an application using simulation, and then using equations to rapidly predict the performance and power consumption for each of thousands of possible configurations of system parameters, such as cache size and associativity and bus size and encoding. The estimations display good absolute as well as relative accuracy for various examples, and are obtained in dramatically less time than other techniques, making possible the future use of powerful search heuristics. |
| File Format | |
| Publisher Date | 2000-01-01 |
| Access Restriction | Open |
| Subject Keyword | Parameterized System-on-a-chip Design Relative Accuracy Various Example Fast Estimation Fast Cache Powerful Search Heuristic System Parameter Bus Sub-system Future Use Bus Size Two-step Approach Intermediate Data Bus Power Estimation Cache Size Possible Configuration Good Absolute Power Consumption |
| Content Type | Text |
