Loading...
Please wait, while we are loading the content...
Hardware support for fast capability-based addressing (1994).
| Content Provider | CiteSeerX |
|---|---|
| Author | Carter, Nicholas Keckler, Stephen W. Dally, William J. |
| Abstract | Traditional methods of providing protection in memory systems do so at the cost of increased context switch time and/or increased storage to recordaccess permissions for processes. With the advent of computers that support cycle-by-cycle multithreading, protection schemes that increase the time to perform a context switch are unacceptable, but protecting unrelated processes from each other is still necessary if such machines are to be used in non-trusting environments. This paper examines guarded pointers, a hardware technique which uses tagged 64-bit pointer objects to implement capabilitybased addressing. Guarded pointers encode a segment descriptor into the upper bits of every pointer, eliminating the indirection and related performance penalties associated with traditional implementations of capabilities. All processes share a single 54-bit virtual address space, and access is limited to the data that can be referenced through the pointers that a process has been issued. Only one l... |
| File Format | |
| Publisher Date | 1994-01-01 |
| Access Restriction | Open |
| Subject Keyword | Hardware Support Fast Capability-based Addressing Non-trusting Environment Segment Descriptor Context Switch Time Cycle-by-cycle Multithreading Upper Bit Related Performance Penalty Guarded Pointer Traditional Implementation Protection Scheme Traditional Method 64-bit Pointer Object Context Switch Hardware Technique Single 54-bit Virtual Address Space Capabilitybased Addressing Unrelated Process Memory System |
| Content Type | Text |
| Resource Type | Article |
