Loading...
Please wait, while we are loading the content...
Similar Documents
Ee, national central university,.
| Content Provider | CiteSeerX |
|---|---|
| Author | Chung, Chih-Neng Chang, Chia-Wei Chang, Kai-Hui Kuo, Sy-Yen |
| Abstract | Abstract—Most synthesis tools perform optimizations based on the design itself and do not utilize the information present in the verification environment. Not using such information greatly limits the optimization capabilities of synthesis tools, which is especially serious for circuit customization because most environment constraints are encoded in the testbench. To exploit verification intention, we propose a methodology that utilizes functional assertions for design optimization. To support circuit customization, we also propose a property mining technique that can extract properties from the design under the constraints in the testbench. Our experimental results show that these methods can reduce design size after synthesis, and the optimization is orthogonal to other existing circuit customization methods. I. |
| File Format | |
| Access Restriction | Open |
| Subject Keyword | National Central University Circuit Customization Synthesis Tool Design Optimization Property Mining Technique Verification Environment Optimization Capability Circuit Customization Method Verification Intention Design Size Information Present Environment Constraint Experimental Result Functional Assertion |
| Content Type | Text |
