Loading...
Please wait, while we are loading the content...
Similar Documents
Multiscalar Processors (1995)
| Content Provider | CiteSeerX |
|---|---|
| Author | Sohi, Gurindar Breach, Scott E. Vijaykumar, T. N. |
| Description | Multiscalar processors use a new, aggressive implementation paradigm for extracting large quantities of instruction level parallelism from ordinary high level language programs. A single program is divided into a collection of tasks by a combination of software and hardware. The tasks are distributed to a number of parallel processing units which reside within a processor complex. Each of these units fetches and executes instructions belonging to its assigned task. The appearance of a single logical register file is maintained with a copy in each parallel processing unit. Register results are dynamically routed among the many parallel processing units with the help of compiler-generated masks. Memory accesses may occur speculatively without knowledge of preceding loads or stores. Addresses are disambiguated dynamically, many in parallel, and processing waits only for true data dependences. This paper presents the philosophy of the multiscalar paradigm, the structure of multiscalar prog... In Proceedings of the 22nd Annual International Symposium on Computer Architecture |
| File Format | |
| Language | English |
| Publisher Date | 1995-01-01 |
| Access Restriction | Open |
| Subject Keyword | Unit Fetch Multiscalar Paradigm Processor Complex True Data Dependence Multiscalar Prog Aggressive Implementation Paradigm Single Program Compiler-generated Mask Multiscalar Processor Memory Access Single Logical Register File Parallel Processing Unit Large Quantity Instruction Level Parallelism Register Result Ordinary High Level Language Program |
| Content Type | Text |
| Resource Type | Article |
