Loading...
Please wait, while we are loading the content...
Similar Documents
Hardware Synthesis from Requirement Specifications (1996)
| Content Provider | CiteSeerX |
|---|---|
| Author | Feyerabend, Konrad Schlör, Rainer |
| Description | This paper describes the theory and implementation of a novel system for hardware synthesis from requirement specifications expressed in a graphical specification language called Symbolic Timing Diagrams (STD). The system can be used together with an existing formal-verification environment for VHDL leading to a novel methodology based on the combination of synthesis and formal verification. We show the feasibility of the approach and experimental results obtained with the system on the well known example of an industrial production cell, where both FPGA and ASIC hardware implementations were successfully synthesized. |
| File Format | |
| Language | English |
| Publisher | Society Press |
| Publisher Date | 1996-01-01 |
| Publisher Institution | In EURO-DAC'96 with EURO-VHDL'96. IEEE Computer |
| Access Restriction | Open |
| Subject Keyword | Industrial Production Cell Hardware Synthesis Formal-verification Environment Formal Verification Symbolic Timing Diagram Novel System Novel Methodology Experimental Result Requirement Specification Graphical Specification Language Asic Hardware Implementation |
| Content Type | Text |
| Resource Type | Article |
