Loading...
Please wait, while we are loading the content...
Similar Documents
Explicit analysis of channel mismatch effects in time-interleaved ADC systems (2001)
| Content Provider | CiteSeerX |
|---|---|
| Author | Kurosawa, Naoki Kobayashi, Haruo Maruyama, Kaoru Sugawara, Hidetake Kobayashi, Kensuke |
| Abstract | Abstract—A time-interleaved A–D converter (ADC) system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. However, mismatches such as offset, gain mismatches among channel ADCs as well as timing skew of the clocks distributed to them degrade S/N of the ADC system as a whole. This paper analyzes the channel mismatch effects in the time-interleaved ADC system. Previous analysis showed the effect for each mismatch individually,however in this paper we derive explicit formulas for the mismatch effects when all of offset, gain and timing mismatches exist together. We have clarified that the gain and timing mismatch effects interact with each other but the offset mismatch effect is independent from them, and this can be seen clearly in frequency domain. We also discuss the bandwidth mismatch effect. The derived formulas can be used for calibration algorithms to compensate for the channel mismatch effects. Index Terms—A–D converter, analog circuit, calibration, channel mismatch, interleave, track/hold circuit. I. |
| File Format | |
| Journal | IEEE Transactions on Circuits and Systems I |
| Language | English |
| Publisher Date | 2001-01-01 |
| Access Restriction | Open |
| Subject Keyword | Channel Mismatch Effect Time-interleaved Adc System Explicit Analysis Analog Circuit Previous Analysis High-sampling-rate Adc Derived Formula Offset Mismatch Effect Channel Adcs Single Adc Operating Slow Circuit Channel Mismatch Time-interleaved Converter Bandwidth Mismatch Effect Adc System Frequency Domain Timing Mismatch Effect Explicit Formula Hold Circuit Calibration Algorithm Several Channel Mismatch Effect Gain Mismatch Effective Way Index Term Converter Timing Mismatch |
| Content Type | Text |
| Resource Type | Article |
