Loading...
Please wait, while we are loading the content...
Similar Documents
Compiling for an impulse memory controller (2001)
| Content Provider | CiteSeerX |
|---|---|
| Author | Mckinley, Kathryn S. Wang, Zhenlin Huang, Xianglong |
| Description | In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques |
| Abstract | The Impulse memory controller provides an interface for remapping irregular or sparse memory accesses into dense accesses in the cache memory. This capability significantly increases processor cache and system bus utilization, and previous work shows performance improvements from a factor of 1.2 to 5 with current technology models for hand-coded kernels in a cycle-level simulator. To attain widespread use of any specialized hardware feature requires automating its use in a compiler. In this paper, we present compiler cost models using dependence and locality analysis that determine when to use Impulse to improve performance based on the reduction in misses, the additional cost for misses in Impulse, and the fixed cost for setting up a remapping. We implement the cost models and generate the appropriate Impulse system calls in the Scale compiler framework. Our results demonstrate that our cost models correctly choose where and when not to use Impulse. We also combine and compare Impulse with our implementation of loop permutation for improving locality. If loop permutation can achieve the same dense access pattern as Impulse, we prefer it, since it has no overheads, but we show that the combination can yield better performance. 1. |
| File Format | |
| Publisher Date | 2001-01-01 |
| Access Restriction | Open |
| Subject Keyword | Cache Memory Scale Compiler Framework Hand-coded Kernel Dense Access Fixed Cost Loop Permutation System Bus Utilization Cycle-level Simulator Compiler Cost Model Specialized Hardware Feature Widespread Use Sparse Memory Access Impulse Memory Controller Current Technology Model Previous Work Show Performance Improvement Appropriate Impulse System Additional Cost Processor Cache Cost Model Dense Access Pattern Locality Analysis |
| Content Type | Text |
| Resource Type | Proceeding |
