Loading...
Please wait, while we are loading the content...
Similar Documents
Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory.
| Content Provider | CiteSeerX |
|---|---|
| Author | Neelakantam, Naveen Baugh, Lee Zilles, Craig |
| Abstract | We demonstrate how fine-grained memory protection can be used in support of transactional memory systems: first showing how a software transactional memory system (STM) can be made strongly atomic by using memory protection on transactionally-held state, then showing how such a strongly-atomic STM can be used with a bounded hardware TM system to build a hybrid TM system in which zero-overhead hardware transactions may safely run concurrently with potentially-conflicting software transactions. We experimentally demonstrate how this hybrid TM organization avoids the common-case overheads associated with previous hybrid TM proposals, achieving performance rivaling an unbounded HTM system without the hardware complexity of ensuring completion of arbitrary transactions in hardware. As part of our findings, we identify key policies regarding contention management within and across the hardware and software TM components that are key to achieving robust performance with a hybrid TM. 1. |
| File Format | |
| Access Restriction | Open |
| Subject Keyword | Hardware Complexity Arbitrary Transaction Contention Management Hybrid Tm System Strongly-atomic Hybrid Transactional Memory Hybrid Tm Transactional Memory System Common-case Overhead Memory Protection Key Policy Strongly-atomic Stm Robust Performance Software Tm Component Potentially-conflicting Software Transaction Hardware Memory Protection Unbounded Htm System Hardware Tm System Hybrid Tm Organization Software Transactional Memory System Zero-overhead Hardware Transaction Fine-grained Memory Protection Transactionally-held State Previous Hybrid Tm Proposal |
| Content Type | Text |
