NDLI: Database filters

Please wait, while we are loading the content...

RISC assessment: A high-level language experiment

Measurement and analysis of instruction use in the VAX-11/780

HLL architectures: Pitfalls and predilections

The NYU Ultracomputer—designing a MIMD, shared-memory parallel machine (Extended Abstract)

VLSI architectures for high speed recognition of context-free languages and finite-state languages

Asynchronous and clocked control structures for VLSI based interconnection networks

Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network

The Gamma network: A multiprocessor interconnection network with redundant paths

A control processor for a reconfigurable array computer

A general class of processor interconnection strategies

Instruction set design issues relating to a static dataflow computer

Decoupled access/execute computer architectures

A data flow architecture with a paged memory system

Efficient code generation for horizontal architectures: Compiler techniques and architectural support

Sentry: A novel hardware implementation of classic operating system mechanisms

A logic simulation machine

Towards a family of languages for the design and implementation of machine architectures

Rollback propagation detection and performance evaluation of FTMR2M—a fault-tolerant multiprocessor

Design of a 2 × 2 fault-tolerant switching element

Fault-tolerant wafer-scale architectures for VLSI

Database filters

On the semantic structure of information - A proposal of the abstract storage architecture

Hardware sorter and its application to data base machine

A recursive computer architecture for VLSI

µ3L: An HLL-RISC processor for parallel execution of FP-language programs

The heap/substitution concept - an implementation of functional operations on data structures for a reduction machine

A shared resource algorithm for distributed simulation

Duplication of packets and their detection in X.25 communication protocols

A multiple processor system for real time control tasks

A heterogeneous multiprocessor design and the distributed scheduling of its task group workload

A dual processor VAX 11/780

Effects of cache coherency in multiprocessors

Probabilistic analysis of a crossbar switch

Finding an extremum in a network

Resource allocation in rectangular SW banyans

List of authors

Database filters

Content Provider	ACM Digital Library
Author	Pramanik, Sakti
Abstract	Several hardware database-searchers for a large number of patterns or keys are presented. These searchers can be implemented by a random access memory and are suitable for VLSI implementation. Application of these searchers as database filters is described; a filter detects all the matched records in the database as well as a few others which don't match. The percentage of these unmatched records that manage to pass through can be reduced to any arbitrary minimum value; this is done, for example, by using several filters together, or passing the output records repeatedly through the same filters. Several filters can be used together by cascading them in series, parallel, and series-parallel fashion. The performance of the filters using iterative approach depends very much on the regrouping algorithms of the patterns/keys. Several such algorithms are presented and their performances compared. A single pass is required if they are pipelined. Hardware organization for different pipelined approaches are also studied. Experiments are performed for all the different hardware organizations mentioned above on an employee-name database. The results are presented in graph forms. They support the usefulness of these hardware organizations as filters.
Starting Page	201
Ending Page	210
Page Count	10
File Format	PDF
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1982-04-26
Access Restriction	Subscribed
Subject Keyword	Cascaded circuit Database machine Vlsi implementation Pattern matching hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Database filters

Hardware implementation of post-retinal processing using analog VLSI

VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications

Cascaded Simple Filters for Accurate and Lightweight Email-Spam Detection

Perg: a scalable fpga-based pattern-matching engine with consolidated bloomier filters.

VLSI implementation of minimum order state-space structures for adaptive digital filters

Parallel Implementation of Modified 2D Pattern Matching

Low hardware overhead implementation of 3-weight pattern generation technique for VLSI testing

Machine Learning for Testing of VLSI Circuit

Database filters

Similar Documents

Database filters

Hardware implementation of post-retinal processing using analog VLSI

VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications

Cascaded Simple Filters for Accurate and Lightweight Email-Spam Detection

Perg: a scalable fpga-based pattern-matching engine with consolidated bloomier filters.

VLSI implementation of minimum order state-space structures for adaptive digital filters

Parallel Implementation of Modified 2D Pattern Matching

Low hardware overhead implementation of 3-weight pattern generation technique for VLSI testing

Machine Learning for Testing of VLSI Circuit

Database filters