NDLI: Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

Please wait, while we are loading the content...

Quality programmable vector processors for approximate computing

MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP

Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency

Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection

Linearly compressed pages: a low-complexity, low-latency main memory compression framework

Crank it up or dial it down: coordinated multiprocessor frequency and folding control

Linearizing irregular memory accesses for improved correlated prefetching

Insertion and promotion for tree-based PseudoLRU last-level caches

Enabling datacenter servers to scale out economically and sustainably

Multi-grain coherence directories

Efficient management of last-level caches in graphics processors for 3D scene rendering workloads

Kiln: closing the performance gap between systems with and without persistence support

Trace based phase prediction for tightly-coupled heterogeneous cores

SAGE: self-tuning approximation for graphics engines

TLC: a tag-less cache for reducing dynamic first level cache energy

A locality-aware memory hierarchy for energy-efficient GPU architectures

Use it or lose it: wear-out and lifetime in future chip multiprocessors

RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization

Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

RDIP: return-address-stack directed instruction prefetching

Imbalanced cache partitioning for balanced data-parallel programs

Efficient multiprogramming for multicores with SCAF

BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment

Energy efficient GPU transactional memory via space-time optimizations

Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory

Heterogeneous system coherence for integrated CPU-GPU systems

Approximate storage in solid-state memories

Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching

Divergence-aware warp scheduling

uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults

Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device

DESC: energy-efficient data exchange using synchronized counters

SHIFT: shared history instruction fetch for lean-core server processors

The reuse cache: downsizing the shared last-level cache

Allocating rotating registers by scheduling

Large-reach memory management unit caches

Meet the walkers: accelerating index traversals for in-memory databases

Warped gates: gating aware scheduling and power gating for GPGPUs

Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes

Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

Content Provider	ACM Digital Library
Author	Lipasti, Mikko Koka, Pranay Krishnamoorthy, Ashok Zulfiqar, Arslan Schwetman, Herb Zheng, Xuezhe
Abstract	Silicon photonic technology offers seamless integration of multiple chips with high bandwidth density and lower energy-per-bit consumption compared to electrical interconnects. The topology of a photonic interconnect impacts both its performance and laser power requirements. The point-to-point (P2P) topology offers arbitration-free connectivity with low energy-per-bit consumption, but suffers from low node-to-node bandwidth. Topologies with channel-sharing improve inter-node bandwidth but incur higher laser power consumption in addition to the performance costs associated with arbitration and contention. In this paper, we analytically demonstrate the limits of channel-sharing under a fixed laser power budget and quantify its maximum benefits with realistic device loss characteristics. Based on this analysis, we propose a novel photonic interconnect architecture that uses opportunistic channel-sharing. The network does not incur any arbitration overheads and guarantees fairness. We evaluate this interconnect architecture using detailed simulation in the context of a 64-node photonically interconnected message passing multichip system. We show that this new approach achieves up to 28% better energy-delay-product (EDP) compared to the P2P network for HPC applications. Furthermore, we show that when applied to a cluster partitioned into multiple virtual machines (VM), this interconnect provides a guaranteed 1.27× higher node-to-node bandwidth regardless of the traffic patterns within each VM.
Starting Page	222
Ending Page	233
Page Count	12
File Format	PDF
ISBN	9781450326384
DOI	10.1145/2540708.2540728
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-12-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Nanophotonics Interconnection networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects

Dynamic Power Reduction Techniques in On-Chip Photonic Interconnects

Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

Power-efficient variation-aware photonic on-chip network management

Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

EcoLaser: an adaptive laser control for energy-efficient on-chip photonic interconnects

Chip-scale photonic architectures using wavelength-selective spatial routing for high-performance interconnection networks.

Multi-wavelength message routing in a non-blocking four-port bidirectional switch fabric for silicon photonic networks-on-chip,” presented at the Opt. Fiber (1994)

Silicon integrated nanophotonics for on-chip optical interconnects

Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

Similar Documents

Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects

Dynamic Power Reduction Techniques in On-Chip Photonic Interconnects

Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

Power-efficient variation-aware photonic on-chip network management

Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

EcoLaser: an adaptive laser control for energy-efficient on-chip photonic interconnects

Chip-scale photonic architectures using wavelength-selective spatial routing for high-performance interconnection networks.

Multi-wavelength message routing in a non-blocking four-port bidirectional switch fabric for silicon photonic networks-on-chip,” presented at the Opt. Fiber (1994)

Silicon integrated nanophotonics for on-chip optical interconnects

Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects