NDLI: Toward Efficient Strong Memory Model Support for the Java Platform via Hybrid Synchronization

Please wait, while we are loading the content...

JML: Expressive Contracts, Specification Inheritance, and Behavioral Subtyping

HJ-OpenCL: Reducing the Gap Between the JVM and Accelerators

Java and Distributed Systems: Observations, Experiences, and ... a Wish List

Runtime Code Generation and Data Management for Heterogeneous Computing in Java

Machine-Learning-based Performance Heuristics for Runtime CPU/GPU Selection

On-Line Synchronous Total Purely Functional Data-Flow Programming on the Java Virtual Machine with Sig

Ohua: Implicit Dataflow Programming for Concurrent Systems

Toward Efficient Strong Memory Model Support for the Java Platform via Hybrid Synchronization

Efficient Rebuilding of Large Java Heaps from Event Traces

Efficient Deterministic Replay of Multithreaded Executions in a Managed Language Virtual Machine

An Efficient and Generic Event-based Profiler Framework for Dynamic Languages

Improving the Interoperation between Generics Translations

Identifying Test Refactoring Candidates with Assertion Fingerprints

Incremental Co-Evolution of Java Programs based on Bidirectional Graph Transformation

BLAST: Bytecode-Level Analysis on Sliced Traces

Mining Method Handle Graphs for Efficient Dynamic JVM Languages

SmartStealing: Analysis and Optimization of Work Stealing in Parallel Garbage Collection for Java VM

Toward Efficient Strong Memory Model Support for the Java Platform via Hybrid Synchronization

Content Provider	ACM Digital Library
Author	Kulkarni, Milind Cao, Man Sengupta, Aritra Bond, Michael D.
Abstract	The Java memory model provides strong behavior guarantees for data-race-free executions. However, it provides very weak guarantees for racy executions, leading to unexpected, unintuitive behaviors. This paper focuses on how to provide a memory model, called statically bounded region serializability (SBRS), that is substantially stronger than the Java memory model. Our prior work introduces SBRS, as well as compiler and runtime support for enforcing SBRS called EnfoRSer. EnfoRSer modifies the dynamic compiler to insert instrumentation to acquire a lock on each object accessed by the program. For most programs, EnfoRSer's primary run-time cost is executing this instrumentation at essentially every memory access. This paper focuses on reducing the run-time overhead of enforcing SBRS by avoiding instrumentation at every memory access that acquires a per-object lock. We experiment with an alternative approach for providing SBRS that instead acquires a single static lock before each executed region; all regions that potentially race with each other---according to a sound whole-program static analysis--- must acquire the same lock. This approach slows most programs dramatically by needlessly serializing regions that do not actually conflict with each other. We thus introduce a hybrid approach that judiciously combines the two locking strategies, using a cost model and run-time profiling. Our implementation and evaluation in a Java virtual machine use offline profiling and recompilation, thus demonstrating the potential of the approach without incurring online profiling costs. The results show that although the overall performance benefit is modest, our hybrid approach never significantly worsens performance, and for two programs, it significantly outperforms both approaches that each use only one kind of locking. These results demonstrate the potential of a technique based on combining synchronization mechanisms to provide a strong end-to-end memory model for Java and other JVM languages.
Starting Page	65
Ending Page	75
Page Count	11
File Format	PDF
ISBN	9781450337120
DOI	10.1145/2807426.2807432
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-09-08
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Atomicity Run-time profiling Dynamic analysis Static analysis Memory models Region serializability Synchronization
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in