NDLI: Using a lookahead window in a compaction-based parallelizing compiler

Please wait, while we are loading the content...

Instruction sets and their implementations

VLIW-in-the-large: a model for fine grain parallelism exploitation on distributed memory multiprocessors

A software pipelining based VLIW architecture and optimizing compiler

A fine-grained MIMD architecture based upon register channels

Hardware implementation of a general multi-way jump mechanism

Software pipelining: a comparison and improvement

Using a lookahead window in a compaction-based parallelizing compiler

Realistic scheduling: compaction for pipelined architectures

An evaluation system for application specific architectures

A framework for high-speed controller design

High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator

Post-compaction register assignment in a retargetable compiler

Motivation and framework for using genetic algorithms for microcode compaction

Ideograph/Ideogram: framework/hardware for eager evaluation

An instruction reoderer for pipelined computers

Optimization on instruction reorganization

Automatic synthesis of a dual-PLA controller with a counter

Interconnection synthesis with geometric constraints

An application of L systems to local microcode synthesis

SYMCAD: synthesis of microprogrammed control for automated VLSI design

The selection of optimal cache lines for microprocessor-based controllers

Address compression through base register caching

A memory management unit and cache controller for the MARS system

An evaluation of functional unit lengths for single-chip processors

A multiple floating point coprocessor architecture

A barrel shift microsystem for parallel processing

PRISM architecture: parallel and pipeline features

Topologies for the parallel backtracking Prolog engine

A high-level microprogrammed processor

SMDSS—a structured microcode development and simulation system

On the testing of microprogrammed processor

A weighted technique for programmable logic devices minimization

Microprogramming heritage of RISC design

A survey on bit dimension optimization strategies of microprograms

A model of a microprogrammed functional-oriented computing unit

Using a lookahead window in a compaction-based parallelizing compiler

Content Provider	ACM Digital Library
Author	Ebcioğlu, Kemal Nakatani, Toshio
Abstract	Lookahead is a common technique for high performance uniprocessor design. In general, however, hardware lookahead window is too small to exploit instruction-level parallelism at run time, while compaction-based parallelizing compilers must suffer from worst-case exponential code explosion at compile time. In this paper, we propose a software lookahead method, which allows inter-basic block code motions within the prespecified number of operations, called software lookahead window, on any path emanating from the currently processed instruction at compile time. By software lookahead, instruction-level parallelism can be exploited in a much greater code area than the hardware approach, but the lookahead region is still limited to a constant depth with a user-specifiable window, and thus code explosion is restricted. The proposed scheme has been implemented in our prototype parallelizing compiler, which can generate code for uniprocessors with multiple functional units and multiway conditional branches, such as VLIW machines, and potentially for superscalars as well. To study code explosion problem and instruction-level parallelism for branch intensive code, we compiled five AIX utilities: sort, fgrep, sed, yacc, and compress. It is demonstrated that, with software lookahead, code explosion problem is effectively alleviated, yet a substantial amount of inter-basic block parallelism is successfully extracted.
Starting Page	57
Ending Page	68
Page Count	12
File Format	PDF
ISBN	0897914139
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1990-11-30
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Using a lookahead window in a compaction-based parallelizing compiler (SIGM, Vol. 22, Issue. 1)

Using a lookahead window in a compaction-based parallelizing compiler (SIGM, Vol. 22, Issue. 1)

Using a lookahead window in a compaction-based parallelizing compiler

Detecting coarse-grain parallelism using an interprocedural parallelizing compiler

A Parallelizing Compiler Based on Partial Evaluation

Polaris: a new-generation parallelizing compiler for mpps (1992).

Polaris: A New-Generation Parallelizing Compiler for MPPs (1993)

Compiler optimizations for parallelizing general-purpose applications under thread-level speculation

Automatic Computer System Characterization for a Parallelizing Compiler

Using a lookahead window in a compaction-based parallelizing compiler

Similar Documents

Using a lookahead window in a compaction-based parallelizing compiler (SIGM, Vol. 22, Issue. 1)

Using a lookahead window in a compaction-based parallelizing compiler (SIGM, Vol. 22, Issue. 1)

Using a lookahead window in a compaction-based parallelizing compiler

Detecting coarse-grain parallelism using an interprocedural parallelizing compiler

A Parallelizing Compiler Based on Partial Evaluation

Polaris: a new-generation parallelizing compiler for mpps (1992).

Polaris: A New-Generation Parallelizing Compiler for MPPs (1993)

Compiler optimizations for parallelizing general-purpose applications under thread-level speculation

Automatic Computer System Characterization for a Parallelizing Compiler

Using a lookahead window in a compaction-based parallelizing compiler