NDLI: Concurrent page migration for mobile systems with OS-managed hybrid memory

Please wait, while we are loading the content...

ScaffCC: a framework for compilation and analysis of quantum computing programs

Accurate off-line phase classification for HW/SW co-designed processors

Feature-based device selection in heterogeneous computing systems

DTT: program structure-aware indirect branch optimization via direct-TPC-table in DBT system

Towards a new tuple-based programming paradigm for expressing and optimizing irregular parallel computations

Chameleon: a data organization transformation scheme for big data systems

Hardware support for address mapping in PGAS languages: a UPC case study

Concurrent page migration for mobile systems with OS-managed hybrid memory

High performance two-dimensional phase unwrapping on GPUs

On generating multicast routes for SpiNNaker

SKOPE: a framework for modeling and exploring workload behavior

Embracing heterogeneity with dynamic core boosting

Micro-checkpointing in fault tolerant runtimes

Moving computations from run-time to compile-time: hyper-metaprogramming in practice

A collaborative divide-and-conquer K-means clustering algorithm for processing large data

Supporting localized OpenVX kernel execution for efficient computer vision application development on STHORM many-core platform

Cache-conscious graph collaborative filtering on multi-socket multicore systems

Symbiotic scheduling of concurrent GPU kernels for performance and energy optimizations

Enabling FPGAs in the cloud

VALib and SimpleVector: tools for rapid initial research on vector architectures

Towards a performance-portable FFT library for heterogeneous computing

Accelerating synchronization communications for high-density blade enclosure

Dynamic transaction coalescing

Power availability provisioning in large data centers

PEACH: a model for performance and energy aware cooperative hybrid computing

SAMO: store aware memory optimizations

A framework for predicting trajectories using global and local information

DaSH: a benchmark suite for hybrid dataflow and shared memory programming models: with comparative evaluation of three hybrid dataflow models

Getting ready for approximate computing: trading parallelism for accuracy for DSS workloads

Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters

An argument for thread-level speculation and just-in-time compilation in the Google's V8 JavaScript engine

Multiple stream tracker: a new hardware stride prefetcher

TFluxSCC: a case study for exploiting performance in future many-core systems

Optimization of neural network through genetic algorithm searches for the prediction of international crude oil price based on energy products prices

High throughput genetic sequence analysis

A neuro-fuzzy fan speed controller for dynamic thermal management of multi-core processors

Object-centric bank partition for reducing memory interference in CMP systems

Concurrent page migration for mobile systems with OS-managed hybrid memory

Content Provider	ACM Digital Library
Author	Melhem, Rami Mossé, Daniel Childers, Bruce R. Bock, Santiago
Abstract	Mobile systems are executing applications with increasingly large memory footprints on more processor cores. New execution paradigms for quickly suspending and resuming an application have also become common. Energy consumption remains a paramount concern. Consequently, phase-change memory (PCM) has been suggested for main memory to increase capacity, provide non-volatility for suspend/resume and decrease energy consumption. Because it has limitations for writes, a large PCM is often used along with a small DRAM for good performance. The two memory types may be managed by the operating system, which selects where to allocate pages and schedules background migrations between memory types to move data. To ensure correctness, an application that writes to a migrating page must be paused until the migration completes. Because PCM has long write latency, this situation happens frequently in hybrid memory, leading to long pauses that hurt application responsiveness and performance. This paper describes concurrent page migration (CPM) to alleviate the pauses by buffering writes to migrating pages through the last-level cache. CPM improves performance by up to 22% for single-programmed workloads (17% average) and 13% for multi-programmed workloads (8% average). The technique also preserves the energy and non-volatility benefits of hybrid main memory.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450328708
DOI	10.1145/2597917.2597924
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-05-20
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Characterizing the Overhead of Software-Managed Hybrid Main Memory

TLB Coalescing for Multi-Grained Page Migration in Hybrid Memory Systems

Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM

Efficient page caching algorithm with prediction and migration for a hybrid main memory

M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture

User-level dynamic page migration for multiprogrammed shared-memory multiprocessors

Page placement in hybrid memory systems

Understanding the limiting factors of page migration in hybrid main memory

A framework for mobile wireless applications: (invited)

Concurrent page migration for mobile systems with OS-managed hybrid memory

Similar Documents

Characterizing the Overhead of Software-Managed Hybrid Main Memory

TLB Coalescing for Multi-Grained Page Migration in Hybrid Memory Systems

Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM

Efficient page caching algorithm with prediction and migration for a hybrid main memory

M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture

User-level dynamic page migration for multiprogrammed shared-memory multiprocessors

Page placement in hybrid memory systems

Understanding the limiting factors of page migration in hybrid main memory

A framework for mobile wireless applications: (invited)

Concurrent page migration for mobile systems with OS-managed hybrid memory