NDLI: Performance modeling for multilevel communication in SHMEM+

Please wait, while we are loading the content...

Predicting remote reuse distance patterns in UPC applications

Introducing OpenSHMEM: SHMEM for the PGAS community

Hybrid PGAS runtime support for multicore nodes

Asynchronous PGAS runtime for Myrinet networks

Unifying UPC and MPI runtimes: experience with MVAPICH

Introducing mNUMA: an extended PGAS architecture

Performance modeling for multilevel communication in SHMEM+

Improving UPC productivity via integrated development tools

X10-enabled MapReduce

Development and performance analysis of a UPC Particle-in-Cell code

XcalableMP implementation and performance of NAS Parallel Benchmarks

Extensible PGAS semantics for C++

An open-source compiler and runtime implementation for Coarray Fortran

Hiding latency in Coarray Fortran 2.0

Numerical Python for scalable architectures

Performance modeling for multilevel communication in SHMEM+

Content Provider	ACM Digital Library
Author	George, A. Aggarwal, V. Stitt, G. Yoon, C. Lam, H.
Abstract	The field of high-performance computing (HPC) is currently undergoing a major transformation brought upon by a variety of new processor device technologies. Accelerator devices (e.g. FPGA, GPU) are becoming increasingly popular as coprocessors in HPC, embedded, and other systems, improving application performance while in some cases also reducing energy consumption. The presence of such devices introduces additional levels of communication and memory hierarchy in the system, which warrants an expansion of conventional parallel-programming practices to address these differences. Programming models and libraries for heterogeneous, parallel, and reconfigurable computing such as SHMEM+ have been developed to support communication and coordination involving a diverse mix of processor devices. However, to evaluate the impact of communication on application performance and obtain optimal performance, a concrete understanding of the underlying communication infrastructure is often imperative. In this paper, we introduce a new multilevel communication model for representing various data transfers encountered in these systems and for predicting performance. Three use cases are presented and evaluated. First, the model enables application developers to perform early design-space exploration of communication patterns in their applications before undertaking the laborious and expensive process of implementation, yielding improved performance and productivity. Second, the model enables system developers to quickly optimize performance of data-transfer routines within tools such as SHMEM+ when being ported to a new platform. Third, the model augments tools such as SHMEM+ to automatically improve performance of data transfers by self-tuning internal parameters to match platform capabilities. Results from experiments with these use cases suggest marked improvement in performance, productivity, and portability.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450304610
DOI	10.1145/2020373.2020380
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-10-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Shmem Performance prediction Reconfigurable computing Multilevel communication Pgas Modeling
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in