NDLI: Proving transaction and system-level properties of untimed SystemC TLM designs

Please wait, while we are loading the content...

Systematic testing for control applications

A design flow based on modular refinement

Designing application specific circuits with concurrent C# programs

ATLAS: Automatic Term-level abstraction of RTL designs

A flexible schema for generating explanations in lazy theory propagation

Numerical stability analysis of floating-point computations using software model checking

Modular verification of synchronization with reentrant locks

Design contest overview: Combined architecture for network stream categorization and intrusion detection (CANSCID)

A regular expression matching using non-deterministic finite automaton

FPGA-based combined architecture for stream categorization and intrusion detection

High-throughput stream categorization and intrusion detection on GPU

Using hardware-software codesign language to implement CANSCID

A hardware accelerated system for deep packet inspection

A high throughput parallel architecture for category specific Deep Packet Inspection

CANSCID-CUDA

Team [Ii][Ss][Uu][0–2]{4} design overview: MEMOCODE 2010 design contest

Enhancing the assertion-based verification of TLM designs with reentrancy

Proving transaction and system-level properties of untimed SystemC TLM designs

Monitoring temporal SystemC properties

Power emulation: Methodology and applications for HW/SW power optimization

Understanding loops: The influence of the decomposition of Karp, Miller, and Winograd

Elastic systems

Predictable multithreading of embedded applications using PRET-C

Feldspar: A domain specific language for digital signal processing algorithms

A formal executable semantics of Verilog

Minimizing back pressure for latency insensitive system synthesis

LTSs for translation validation of (multi-clocked) SIGNAL specifications

Compilation of imperative synchronous programs with refined clocks

Proving transaction and system-level properties of untimed SystemC TLM designs

Content Provider	ACM Digital Library
Abstract	Electronic System Level (ESL) design manages the enormous complexity of todays systems by using abstract models. In this context Transaction Level Modeling (TLM) is state-of-the-art for describing complex communication without all the details. As ESL language, SystemC has become the de facto standard. Since the SystemC TLM models are used for early software development and as reference for hardware implementation their correct functional behavior is crucial. Admittedly, the best possible verification quality can be achieved with formal approaches. However, formal verification of TLM models is a hard task. Existing methods basically consider local properties or have extremely high run-time. In contrast, the approach proposed in this paper can verify “true” TLM properties, i.e. major TLM behavior like for instance the effect of a transaction and that the transaction is only started after a certain event can be proven. Our approach works as follows: After a fully automatic SystemC-to-C transformation, the TLM property is mapped to monitoring logic using C assertions and finite state machines. To detect a violation of the property the approach uses a BMC-based formulation over the outermost loop of the SystemC scheduler. In addition, we improve this verification method significantly by employing induction on the C model forming a complete and efficient approach. As shown by experiments state-of-the-art proof techniques allow proving important non-trivial behavior of SystemC TLM designs.
Starting Page	113
Ending Page	122
Page Count	10
File Format	PDF
ISBN	9781424478866
DOI	10.1109/MEMCOD.2010.5558643
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-07-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Proving transaction and system-level properties of untimed SystemC TLM designs

Proving Transaction and System-level Properties of Untimed SystemC TLM Designs

Towards proving tlm properties with local variables ∗.

Systemc tlm transaction modelling and dispatch for active objects abstract.

Reactivity in systemc transaction-level models.

SystemC transaction level models and RTL verification

7.3 systemc transaction level models and rtl verification.

Formal and executable contracts for transaction-level modeling in (2009).

Maintaining consistency between systemC and RTL system designs

Proving transaction and system-level properties of untimed SystemC TLM designs

Similar Documents

Proving transaction and system-level properties of untimed SystemC TLM designs

Proving Transaction and System-level Properties of Untimed SystemC TLM Designs

Towards proving tlm properties with local variables ∗.

Systemc tlm transaction modelling and dispatch for active objects abstract.

Reactivity in systemc transaction-level models.

SystemC transaction level models and RTL verification

7.3 systemc transaction level models and rtl verification.

Formal and executable contracts for transaction-level modeling in (2009).

Maintaining consistency between systemC and RTL system designs

Proving transaction and system-level properties of untimed SystemC TLM designs