NDLI: Reducing energy and increasing performance with traffic optimization in many-core systems

Please wait, while we are loading the content...

Impact of nano-scale through-silicon vias on the quality of today and future 3D IC designs

Reducing energy and increasing performance with traffic optimization in many-core systems

A SAT-based routing algorithm for cross-referencing biochips

Performance and power analysis of through silicon via based 3D IC integration

Toward PDN resource estimation: a law of general power density

Architecture and performance evaluation of 3D CMOS-NEM FPGA

System interconnect design exploration for embedded MPSoCs

Interface optimization for improved routability in chip-package-board co-design

Simulation based study of on-chip antennas for a reconfigurable hybrid 2D wireless network-on-chip

Distributed power network co-design with on-chip power supplies and decoupling capacitors

Mobile system considerations for SDRAM interface trends

Stability and scalability in global routing

Wirelength and congestion estimation for routability-driven placement

Reducing energy and increasing performance with traffic optimization in many-core systems

Content Provider	ACM Digital Library
Author	Bezerra, George B. P. Zarkesh-Ha, Payman Forrest, Stephanie
Abstract	As the number of cores on a die continues to increase, it is necessary to optimize the traffic patterns of applications in order to minimize power consumption and maximize performance. We present a new approach for traffic optimization in many-core systems, which targets communication locality and load-balancing. Our approach works by mapping memory blocks to physical locations on the chip that are close to cores that access them, and by enforcing load balance by limiting the number of blocks mapped to each location. Communication locality reduces the average distance traveled by packets, which minimizes power and increases performance. Load-balancing avoids hotspots and improves cache utilization. Rather than treating every application in the same way, our method uses available information to produce mappings that are specially tuned for individual applications. Simulations performed on a 64-core system show a reduction in dynamic energy consumption of up to 81.6% and of 45.5% on average, and gains in performance of up to 13.2% on scientific benchmarks.
Starting Page	1
Ending Page	7
Page Count	7
File Format	PDF
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-06-05
Access Restriction	Subscribed
Subject Keyword	Non-uniform cache access Many-core Communication locality Memory-block mapping Traffic optimization Communication graph Load-balancing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in