NDLI: On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits

Please wait, while we are loading the content...

The use of engineering documentation in support of a high density logic test system

GENDA - a generalized design automation system for modular hardware

Microelectronics and printed circuits: Problems and their solutions

On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits

Building block programs for the layout of printed circuit boards utilizing integrated circuit packs (DAPSYS V.2)

A path connection algorithm for multi-layer boards

Computer-aided circuit layout and design

Electronic circuit analysis with on-line graphs via a time-sharing terminal

MDELTA - a digital program for control system analysis

Printed circuit artwork checker

A pattern generator system—hardward/software

Graphic update of automated logic diagrams

On-line circuit analysis and optimization with commercially available time-shared computer systems

Circuit frequency response analysis program with worst-case capabilities (FRWC)

A language for the description of digital computer processors

Efficient partitioning of components

CLIC - computer layout of integrated circuits

A syntax-directed logic simulator

Design automation and the WRAP System

Graphic display techniques in the automated interconnection process

Application of a syntax driver to logic equation processing and data-control card scanning

ACCLAIM—a computer aided design system

A general examination of engineering design

A facility for rapid computer-aided generation of precision graphics

Graphic applications subroutine packages

GLEAM/1130-a production system base for computer-aided design

Dames an integrated systems approach to computer-aided design of electronic systems

Backtrack programming in welded girder design

On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits

Content Provider	ACM Digital Library
Author	Marin, Miguel A.
Abstract	The synthesis of combinational or switching circuits is a major task in digital computer design. Somewhere along the design process a set of Boolean (logical) equations are stated by the designer which describe the properties of the digital system. The designer is then faced with the task of implementing this set of equations using, in general, a restricted inventory of integrated circuits which constitute the basic building blocks. The structure of this inventory imposes restrictions on the use of the commonly known AND-OR two-level logical circuit design techniques, such as Quine-McCluskey, etc., because if followed, the synthesis thus obtained is not necessarily the optimum with respect to the particular inventory. A question, therefore arises how to proceed or what general method should be followed to synthesize a given Boolean Function using any general building block, and what are the conditions under which this task is possible with the given particular inventory? First, the inventory should be adequate. This means that the set of available integrated circuits should be such that any given Boolean Function can be synthesized. Second, the synthesis algorithm to be followed should be independent of the complexity or simplicity of the used inventory. Third, the number of steps of the algorithm should be finite and a certain criterion of “optimum” should be followed at the different steps to satisfy the specific designer's constraints. In this paper we introduce a general algorithm which satisfies the requirements mentioned above and produces an adequate implementation of a logical net (without feedback) provided the designer establishes an “adequate” set of design criteria.
File Format	PDF
DOI	10.1145/800167.805389
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1968-07-15
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in