NDLI: TOP-PIM: throughput-oriented programmable processing in memory

Please wait, while we are loading the content...

Snapify: capturing snapshots of offload applications on xeon phi manycore processors

Fault tolerance for remote memory access programming models

CMCP: a novel page replacement policy for system level hierarchical memory management on many-cores

Next generation job management systems for extreme-scale ensemble computing

Efficient task placement and routing of nearest neighbor exchanges in dragonfly networks

MRONLINE: MapReduce online performance tuning

Computation and communication efficient graph processing with distributed immutable view

Improving parallel I/O autotuning with performance modeling

Squirrel: scatter hoarding VM image contents on IaaS compute nodes

Domino: an incremental computing framework in cloud with eventual synchronization

Transparent checkpoint-restart over infiniband

FT-ScaLAPACK: correcting soft errors on-line for ScaLAPACK cholesky, QR, and LU factorization routines

TOP-PIM: throughput-oriented programmable processing in memory

OpenARC: open accelerator research compiler for directive-based, efficient heterogeneous computing

Analysis of dynamic scheduling strategies for matrix multiplication on heterogeneous platforms

Scalable matrix inversion using MapReduce

Seraph: an efficient, low-cost system for concurrent graph processing

SLAM: scalable locality-aware middleware for I/O in scientific analysis and visualization

Exploiting redundancy for cost-effective, time-constrained execution of HPC applications on amazon EC2

Glasswing: accelerating mapreduce on multi-core and many-core clusters

ConCORD: easily exploiting memory content redundancy through the content-aware service command

When paxos meets erasure code: reduce network and storage cost in state machine replication

Improving energy efficiency of embedded DRAM caches for high-end computing systems

MIC-Check: a distributed check pointing framework for the intel many integrated cores architecture

Design and evaluation of the gemtc framework for GPU-enabled many-task computing

Supporting correlation analysis on scientific datasets in parallel and distributed settings

CuSha: vertex-centric graph processing on GPUs

SOR-HDFS: a SEDA-based approach to maximize overlapping in RDMA-enhanced HDFS

CBL: exploiting community based locality for efficient content search in online social networks

Communication-driven scheduling for virtual clusters in cloud

A methodology for evaluating the impact of data compression on climate simulation data

Data filtering for scalable high-dimensional k-NN search on multicore systems

Bobolang: a language for parallel streaming applications

A scalable distributed skip list for range queries

TOP-PIM: throughput-oriented programmable processing in memory

Content Provider	ACM Digital Library
Author	Ignatowski, Michael Jayasena, Nuwan Lyashevsky, Alexander Zhang, Dongping Xu, Lifan Greathouse, Joseph L.
Abstract	As computation becomes increasingly limited by data movement and energy consumption, exploiting locality throughout the memory hierarchy becomes critical to continued performance scaling. Moving computation closer to memory presents an opportunity to reduce both energy and data movement overheads. We explore the use of 3D die stacking to move memory-intensive computations closer to memory. This approach to processing in memory addresses some drawbacks of prior research on in-memory computing and is commercially viable in the foreseeable future. Because 3D stacking provides increased bandwidth, we study throughput-oriented computing using programmable GPU compute units across a broad range of benchmarks, including graph and HPC applications. We also introduce a methodology for rapid design space exploration by analytically predicting performance and energy of in-memory processors based on metrics obtained from execution on today's GPU hardware. Our results show that, on average, viable PIM configurations show moderate performance losses (27%) in return for significant energy efficiency improvements (76\% reduction in EDP) relative to a representative mainstream GPU at 22nm technology. At 16nm technology, on average, viable PIM configurations are performance competitive with a representative mainstream GPU (7% speedup) and provide even greater energy efficiency improvements (85\% reduction in EDP).
Starting Page	85
Ending Page	98
Page Count	14
File Format	PDF
ISBN	9781450327497
DOI	10.1145/2600212.2600213
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-06-23
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Energy efficiency Processing in memory Performance modeling and analysis Gpgpu
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance Modeling and Interpretive Simulation of PIM Architectures and Applications (2002)

On Power-Performance Characterization of Concurrent Throughput Kernels

Analytical Performance Modeling for Top-K Query Processing

On the Feasibility of Advanced Cache Indexing for High-Performance and Energy-Efficient GPGPU Computing

A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels

Revisiting ILP Designs for Throughput-Oriented GPGPU Architecture

An experimental GPU global memory performance estimation and optimization

A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels

Analysis of high-performance floating-point arithmetic on FPGAs

TOP-PIM: throughput-oriented programmable processing in memory

Similar Documents

Performance Modeling and Interpretive Simulation of PIM Architectures and Applications (2002)

On Power-Performance Characterization of Concurrent Throughput Kernels

Analytical Performance Modeling for Top-K Query Processing

On the Feasibility of Advanced Cache Indexing for High-Performance and Energy-Efficient GPGPU Computing

A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels

Revisiting ILP Designs for Throughput-Oriented GPGPU Architecture

An experimental GPU global memory performance estimation and optimization

A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels

Analysis of high-performance floating-point arithmetic on FPGAs

TOP-PIM: throughput-oriented programmable processing in memory