NDLI: The Paralyzer: Ivtran's Parallelism Analyzer and Synthesizer

Please wait, while we are loading the content...

The ILLIAC IV FORTRAN compiler

The Paralyzer: Ivtran's Parallelism Analyzer and Synthesizer

Array processing on an array processor

On programming parallel computers

The principle of sufficient reason: A guide to language design for parallel processing.

A language design for vector machines

PACOL: A parallel control language

DMAP-a COBOL extension for associative array processors

A modest proposal for vector extensions to ALGOL

CFD — A FORTRAN-like language for the ILLIAC IV

Vector extensions to LRLTRAN

Removal of invariant statements from nested-loops in a single effective compiler pass

Program optimization - theory and practice

Movement of implicit parallel and vector expressions out of program loops

A stream processing network

Array reference operations

Fortran for the Texas Instruments ASC system

Array operations in MU5

Lexical analysis and parsing techniques for a vector machine

A parallel approach to code generation for Fortran like compilers

Problem formulation using array processing techniques

The Paralyzer: Ivtran's Parallelism Analyzer and Synthesizer

Content Provider	ACM Digital Library
Author	Presberg, David L.
Abstract	The ILLIAC IV Fortran compiler's Parallelism Analyzer and Synthesizer (mnemonicized as the Paralyzer) detects computations in Fortran DO loops which can be performed in parallel. It is a step of the compiling process which lies between source language parsing and target code generation, and as such can be considered as a high-level optimization step specific to the ILLIAC architecture. The Paralyzer performs its transformations within the Intermediate Language tables of the compiler. The parallel execution constructs introduced into the user's program are those which can be expressed in the extended Fortran language, IVTRAN, the source language of the compiler [1]. With a decompiler from the Intermediate Language to IVTRAN source, the Paralyzer can act as a source-to-source translater. Some pertinent characteristics of the ILLIAC IV motivate the parallelism detection methods employed by the Paralyzer. ILLIAC is in the general class of parallel processors known as array processors. That is to say, it performs identical computations in a lock-step, synchronous fashion over separate data streams. Its computational access to main memory is highly constrained: each of the 64 Processing Units can access directly only a private section of the whole memory. Data can be passed from one Processing Unit to another by a relatively expensive routing instruction. This is executed identically by all Processing Units and passes data a uniform end-around distance in the fixed ordering of the Processing Units. The machine executes most efficiently those computations which are element-by-element operations on vectors or arrays. Thus, the most fruitful sources of parallelism in Fortran programs intended for ILLIAC IV execution are DO loops containing array references with subscripts depending on the DO index variables.
Starting Page	9
Ending Page	16
Page Count	8
File Format	PDF
DOI	10.1145/800026.808396
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1975-01-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in