NDLI: Soft error reduction in combinational logic using gate resizing and flipflop selection

Please wait, while we are loading the content...

Stable and compact inductance modeling of 3-D interconnect structures

Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization

A statistical framework for post-silicon tuning through body bias clustering

From single core to multi-core: preparing for a new exponential

UML for ESL design: basic principles, tools, and applications

On bounding the delay of a critical path

Fast decap allocation based on algebraic multigrid

Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs

A revisit to floorplan optimization by Lagrangian relaxation

Testing delay faults in asynchronous handshake circuits

A linear-time approach for static timing analysis covering all process corners

Cache miss clustering for banked memory systems

TP-PPV: piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate PLL simulation

Loop pipelining for high-throughput stream computation using self-timed rings

Information theoretic approach to address delay and reliability in long on-chip interconnects

Design and CAD challenges in 45nm CMOS and beyond

Robust system level design with analog platforms

Designing application-specific networks on chips with floorplan information

A network-flow approach to timing-driven incremental placement for ASICs

A timing dependent power estimation framework considering coupling

Microarchitecture parameter selection to optimize system performance under process variation

Near-term industrial perspective of analog CAD

FastRoute: a step to integrate global routing into placement

An analytical model for negative bias temperature instability

System-wide energy minimization for real-time tasks: lower bound and approximation

Exploiting soft redundancy for error-resilient on-chip memory design

A new RLC buffer insertion algorithm

An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management

Runtime distribution-aware dynamic voltage scaling

Design and integration methods for a multi-threaded dual core 65nm Xeon® processor

Efficient process-hotspot detection using range pattern matching

Prospects for emerging nanoelectronics in mainstream information processing systems

Technology migration techniques for simplified layouts with restrictive design rules

Performances improvement of FPGA using novel multilevel hierarchical interconnection structure

High-level synthesis challenges and solutions for a dynamically reconfigurable processor

Application-independent defect-tolerant crossbar nano-architectures

Dynamic power management using machine learning

Stepping forward with interpolants in unbounded model checking

Simultaneous power and thermal integrity driven via stapling in 3D ICs

From micro to nano: MEMS as an interface to the nano world

Variability and yield improvement: rules, models, and characterization

Improvements to combinational equivalence checking

Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression

From molecular interactions to gates: a systematic approach

A fast block structure preserving model order reduction for inverse inductance circuits

Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations

A gate delay model focusing on current fluctuation over wide-range of process and environmental variability

A delay fault model for at-speed fault simulation and test generation

Precise identification of the worst-case voltage drop conditions in power grid verification

Fast wire length estimation by net bundling for block placement

A novel framework for faster-than-at-speed delay test considering IR-drop effects

A framework for statistical timing analysis using non-linear delay and slew models

A bitmask-based code compression technique for embedded systems

Verification of analog/mixed-signal circuits using labeled hybrid petri nets

Thermal-induced leakage power optimization by redundant resource allocation

Analytical modeling of SRAM dynamic stability

Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts

Fast and accurate transaction level models using result oriented modeling

Timing-driven placement for heterogeneous field programmable gate array

Algorithms for MIS vector generation and pruning

Thermal sensor allocation and placement for reconfigurable systems

Design automation for analog: the next generation of tool challenges

Trunk decomposition based global routing optimization

Soft error derating computation in sequential circuits

Online task-scheduling for fault-tolerant low-energy real-time systems

System-level process-driven variability analysis for single and multiple voltage-frequency island systems

Clock buffer polarity assignment for power noise reduction

Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design

Formal model of data reuse analysis for hierarchical memory organizations

Counterflow pipelining: architectural support for preemption in asynchronous systems using anti-tokens

Post-routing redundant via insertion and line end extension with via density consideration

Carbon nanotubes for potential electronic and optoelectronic applications

Fill for shallow trench isolation CMP

Un/DoPack: re-clustering of large system-on-chip designs with interconnect variation for low-cost FPGAs

Platform-based resource binding using a distributed register-file microarchitecture

Nanowire addressing with randomized-contact decoders

Dynamic voltage and frequency management based on variable update intervals for frequency setting

Decomposing image computation for symbolic reachability analysis using control flow information

Yield prediction for 3D capacitive interconnections

CMOS-MEMS integration: why, how and what?

SMT(CLU): a step toward scalability in system verification

Faster, parametric trajectory-based macromodels via localized linear reductions

A spectrally accurate integral equation solver for molecular surface electrostatics

Fullwave volumetric Maxwell solver using conduction modes

State re-encoding for peak current minimization

Practical variation-aware interconnect delay and slew analysis for statistical timing verification

Efficient Boolean characteristic function for fast timed ATPG

Importance of volume discretization of single and coupled interconnects

An efficient technique for synthesis and optimization of polynomials in $GF(2^{m})$

Fast and robust quadratic placement combined with an exact linear net model

Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques

An accurate sparse matrix based framework for statistical static timing analysis

Allocation cost minimization for periodic hard real-time tasks in energy-constrained DVS systems

PPV-HB: harmonic balance for oscillator/PLL phase macromodels

Guaranteeing performance yield in high-level synthesis

A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects

Analog placement with symmetry and other placement constraints

Optimal memoryless encoding for low power off-chip data buses

Voltage island aware floorplanning for power and timing optimization

Timing model reduction for hierarchical timing analysis

Thermal characterization and optimization in platform FPGAs

Automation in mixed-signal design: challenges and solutions in the wake of the nano era

Optimizing yield in global routing

Soft error reduction in combinational logic using gate resizing and flipflop selection

Energy management for real-time embedded systems with reliability requirements

Physical aware frequency selection for dynamic thermal management in multi-core systems

Combinatorial algorithms for fast clock mesh optimization

Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits

An adaptive two-level management for the flash translation layer in embedded systems

A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation

Post-placement voltage island generation

Carbon nanotube transistor circuits: models and tools for design and performance optimization

An optimal simultaneous diode/jumper insertion algorithm for antenna fixing

Studying a GALS FPGA architecture using a parameterized automatic design flow

A code refinement methodology for performance-improved synthesis from C

On the use of Bloom filters for defect maps in nanocomputing

Temperature-aware leakage minimization technique for real-time systems

Automatic memory reductions for RTL model verification

Layer minimization of escape routing in area array packaging

Information processing in nanoscale arrays: DNA assembly, molecular devices, nano-array architectures

Solving the minimum-cost satisfiability problem using SAT based branch-and-bound search

Robust estimation of parametric yield under limited descriptions of uncertainty

Using CAD to shape experiments in molecular QCA

Analysis and modeling of CD variation for statistical static timing

Exploring linear structures of critical path delay faults to reduce test efforts

Handling inductance in early power grid verification

Cost-aware synthesis of asynchronous circuits based on partial acknowledgement

A high-quality mixed-size analytical placer considering preplaced blocks and density constraints

Enhanced error vector magnitude (EVM) measurements for testing WLAN transceivers

A new statistical max operation for propagating skewness in statistical timing analysis

Application-specific customization of parameterized FPGA soft-core processors

Decoupling capacitor planning and sizing for noise and leakage reduction

A unified non-rectangular device and circuit simulation model for timing and power

Performance analysis of concurrent systems with early evaluation

Wire density driven global routing for CMP variation and timing

Current path analysis for electrostatic discharge protection

Conjoining soft-core FPGA processors

Leveraging protocol knowledge in slack matching

Energy budgeting for battery-powered sensors with a known task schedule

Accelerating high-level bounded model checking

Network coding for routability improvement in VLSI

Molecular organic electronic circuits

Verification through the principle of least astonishment

Organic electronic device modeling at the nanoscale

Soft error reduction in combinational logic using gate resizing and flipflop selection

Content Provider	ACM Digital Library
Author	Rao, Rajeev R. Blaauw, David Sylvester, Dennis
Abstract	Soft errors in logic are emerging as a significant reliability problem for VLSI designs. This paper presents novel circuit optimization techniques to mitigate soft error rates (SER) of combinational logic circuits. First, we propose a gate sizing algorithm that trades off SER reduction and area overhead. This approach first computes bounds on the maximum achievable SER reduction by resizing a gate. This bound is then used to prune the circuit graph, arriving at a smaller set of candidate gates on which we perform incremental sensitivity computations to determine the gates that are the largest contributors to circuit SER. Second, we propose a flipflop selection method that uses slack information at each primary output node to determine the flipflop configuration that produces maximum SER savings. This approach uses an enhanced flipflop library that contains flipflops of varying temporal masking ability. Third, we propose a unified, cooptimization approach combining flipflop selection with the gate sizing algorithm. The joint optimization algorithm produces larger SER reductions while incurring smaller circuit overhead than either technique taken in isolation. Experimental results on a variety of benchmarks show SER reductions of 7.9X with gate sizing, 6.6X with flipflop assignment, and 28.2X for the combined optimization approach, with no delay penalties and area overheads within 5--6%. The runtimes for the optimization algorithms are on the order of 1--3 minutes.
Starting Page	502
Ending Page	509
Page Count	8
File Format	PDF
ISBN	1595933891
ISSN	10923152
DOI	10.1145/1233501.1233603
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-11-05
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software Computer Science Applications

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in