NDLI: Hybrid binary rewriting for memory access instrumentation

Please wait, while we are loading the content...

Virtualization in the age of heterogeneous machines

Performance profiling of virtual machines

Rethink the virtual machine template

Fast and space-efficient virtual machine checkpointing

Evaluation of delta compression techniques for efficient live migration of large virtual machines

Patch auditing in infrastructure as a service clouds

Minimal-overhead virtualization of a large scale supercomputer

Overdriver: handling memory overload in an oversubscribed cloud

Perfctr-Xen: a framework for performance counter virtualization

Dolly: virtualization-driven database provisioning for the cloud

Fast restore of checkpointed memory using working set estimation

CloudNet: dynamic pooling of cloud resources by live WAN migration of virtual machines

Fine-grained user-space security through virtualization

Virtual WiFi: bring virtualization from wired to wireless

Selective hardware/software memory virtualization

Dynamic cache contention detection in multi-threaded applications

ReHype: enabling VM survival across hypervisor failures

Fast and correct performance recovery of operating systems using a virtual machine monitor

Workload-aware live storage migration for clouds

SymCall: symbiotic virtualization through VMM-to-guest upcalls

Hybrid binary rewriting for memory access instrumentation

Hybrid binary rewriting for memory access instrumentation

Content Provider	ACM Digital Library
Author	Roy, Amitabha Harris, Tim Hand, Steven
Abstract	Memory access instrumentation is fundamental to many applications such as software transactional memory systems, profiling tools and race detectors. We examine the problem of efficiently instrumenting memory accesses in x86 machine code to support software transactional memory and profiling. We aim to automatically instrument all shared memory accesses in critical sections of x86 binaries, while achieving overhead close to that obtained when performing manual instrumentation at the source code level. The two primary options in building such an instrumentation system are static and dynamic binary rewriting: the former instruments binaries at link time before execution, while the latter binary rewriting instruments binaries at runtime. Static binary rewriting offers extremely low overhead but is hampered by the limits of static analysis. Dynamic binary rewriting is able to use runtime information but typically incurs higher overhead. This paper proposes an alternative: hybrid binary rewriting. Hybrid binary rewriting is built around the idea of a persistent instrumentation cache (PIC) that is associated with a binary and contains instrumented code from it. It supports two execution modes when using instrumentation: active and passive modes. In the active execution mode, a dynamic binary rewriting engine (PIN) is used to intercept execution, and generate instrumentation into the PIC, which is an on-disk file. This execution mode can take full advantage of runtime information. Later, passive execution can be used where instrumented code is executed out of the PIC. This allows us to attain overheads similar to those incurred with static binary rewriting. This instrumentation methodology enables a variety of static and dynamic techniques to be applied. For example, in passive mode, execution occurs directly from the original executable save for regions that require instrumentation. This has allowed us to build a low-overhead transactional memory profiler. We also demonstrate how we can use the combination of static and dynamic techniques to eliminate instrumentation for accesses to locations that are thread-private.
Starting Page	227
Ending Page	238
Page Count	12
File Format	PDF
ISBN	9781450306874
DOI	10.1145/1952682.1952711
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-03-09
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Binary rewriting Transactional memory
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in