NDLI: Variable latency caches for nanoscale processor

Please wait, while we are loading the content...

Programming bits and atoms

A preliminary investigation of a neocortex model implementation on the Cray XD1

Age-based packet arbitration in large-radix k-ary n-cubes

Using MPI file caching to improve parallel write performance for large-scale scientific applications

Automatic resource specification generation for resource selection

Automatic software interference detection in parallel applications

The Cray BlackWidow: a highly scalable vector multiprocessor

Variable latency caches for nanoscale processor

Data exploration of turbulence simulations using a database cluster

Noncontiguous locking techniques for parallel file systems

The ghost in the machine: observing the effects of kernel operation on parallel application performance

Workstation capacity tuning using reinforcement learning

Analyzing the impact of supporting out-of-order communication on in-order performance with iWARP

Optimization of sparse matrix-vector multiplication on emerging multicore platforms

Exploring event correlation for failure prediction in coalitions of clusters

RobuSTore: a distributed storage architecture with robust and high performance

A genetic algorithms approach to modeling the performance of memory-bound computations

Application development on hybrid systems

Efficient operating system scheduling for performance-asymmetric multi-core architectures

A 281 Tflops calculation for X-ray protein structure analysis with special-purpose computers MDGRAPE-3

Anatomy of a cortical simulator

Performance adaptive power-aware reconfigurable optical interconnects for high-performance computing (HPC) systems

Virtual machine aware communication libraries for high performance computing

Performance and cost optimization for multiple large-scale grid workflow applications

DMTracker: finding bugs in large-scale parallel programs by detecting anomaly in data movements

GRAPE-DR: 2-Pflops massively-parallel computer with 512-core, 512-Gflops processor chips for scientific computing

Data access history cache and associated data prefetching mechanisms

Parallel hierarchical visualization of large time-varying 3D vector fields

Integrating parallel file systems with object-based storage devices

$P^{N}MPI$ tools: a whole lot greater than the sum of their parts

Anomaly detection and diagnosis in grid environments

Evaluating NIC hardware requirements to achieve high message rate PGAS support on multi-core processors

Cray XT4: an early evaluation for petascale scientific simulation

Advanced data flow support for scientific grid workflow applications

A user-level secure grid file system

Performance under failures of high-end computing

Multi-level tiling: M for the price of one

A job scheduling framework for large computing farms

First-principles calculations of large-scale semiconductor systems on the earth simulator

Large-scale maximum likelihood-based phylogenetic analysis on the IBM BlueGene/L

Evaluating network information models on resource efficiency and application performance in lambda-grids

Investigation of leading HPC I/O performance using a scientific-application derived benchmark

Inter-operating grids through delegated matchmaking

Scalable security for petascale parallel file systems

A case for low-complexity MP architectures

Scaling performance of interior-point method on large-scale chip multiprocessor system

Low-constant parallel algorithms for finite element simulations using linear octrees

Evaluation of active storage strategies for the lustre parallel file system

Multi-threading and one-sided communication in parallel LU factorization

User-friendly and reliable grid computing based on imperfect middleware

High-performance ethernet-based communications for future multi-core processors

An adaptive mesh refinement benchmark for modern parallel programming languages

Falkon: a Fast and Light-weight tasK executiON framework

Efficient gather and scatter operations on graphics processors

Bounding energy consumption in large-scale MPI programs

Implementation and performance analysis of non-blocking collective operations for MPI

Optimizing center performance through coordinated data staging, scheduling and recovery

Extending stability beyond CPU millennium: a micron-scale atomistic simulation of Kelvin-Helmholtz instability

WRF nature run

Variable latency caches for nanoscale processor

Content Provider	ACM Digital Library
Author	Ozdemir, Serkan Ku, Ja Chun Memik, Gokhan Mallik, Arindam Ismail, Yehea
Abstract	Variability is one of the important issues in nanoscale processors. Due to increasing importance of interconnect structures in submicron technologies, the physical location and phenomena such as coupling have an increasing impact on the latency of operations. Therefore, traditional view of rigid access latencies to components wil result in suboptimal architectures. In this paper, we devise a cache architecture with variable access latency. Particularly, we a) develop a non-uniform access level 1 data-cache, b) study the impact of coupling and physical location on level 1 data cache access latencies, and c) develop and study an architecture where the variable latency cache can be accessed while the rest of the pipeline remains synchronous. To find the access latency with different input address transitions and environmental conditions, we first build a SPICE model at a 45nm technology for a cache similar to that of the level 1 data cache of the Intel Prescott architecture. Motivated by the large difference between the worst and best case latencies and the shape of the distribution curve, we change the cache architecture to allow variable latency accesses. Since the latency of the cache is not known at the time of instruction scheduling, we also modify the functional units with the addition of special queues that will temporarily store the dependent instructions and allow the data to be forwarded from the cache to the functional units correctly. Simulations based on SPEC2000 benchmarks show that our variable access latency cache structure can reduce the execution time by as much as 19.4% and 10.7% on average compared to a conventional cache architecture.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781595937643
DOI	10.1145/1362622.1362650
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-11-16
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Variable latency caches for nanoscale processor

Interconnect latencyvariable latency caches for nanoscale processor (2006).

Variable Latency Caches for Nanoscale Processors

Variable latency caches for nanoscale processor.

On load latency in low-power caches

Adaptive variable-latency cache management for low-voltage caches

Instruction Scheduling for Variation-Originated Variable Latencies

VCache: visualization applet for processor caches

Design of Variable Width Barrel Shifter for High Speed Processor Architecture

Variable latency caches for nanoscale processor

Similar Documents

Variable latency caches for nanoscale processor

Interconnect latencyvariable latency caches for nanoscale processor (2006).

Variable Latency Caches for Nanoscale Processors

Variable latency caches for nanoscale processor.

On load latency in low-power caches

Adaptive variable-latency cache management for low-voltage caches

Instruction Scheduling for Variation-Originated Variable Latencies

VCache: visualization applet for processor caches

Design of Variable Width Barrel Shifter for High Speed Processor Architecture

Variable latency caches for nanoscale processor