NDLI: HSPT: Practical Implementation and Efficient Management of Embedded Shadow Page Tables for Cross-ISA System Virtual Machines

Please wait, while we are loading the content...

A Comprehensive Implementation and Evaluation of Direct Interrupt Delivery

Proactively Breaking Large Pages to Improve Memory Overcommitment Performance in VMware ESXi

HeteroVisor: Exploiting Resource Heterogeneity to Enhance the Elasticity of Cloud Platforms

Application of Domain-aware Binary Fuzzing to Aid Android Virtual Machine Testing

Improving Remote Desktopping Through Adaptive Record/Replay

AppSec: A Safe Execution Environment for Security Sensitive Applications

A Hybrid I/O Virtualization Framework for RDMA-capable Network Interfaces

HSPT: Practical Implementation and Efficient Management of Embedded Shadow Page Tables for Cross-ISA System Virtual Machines

A-DRM: Architecture-aware Distributed Resource Management of Virtualized Clusters

Exploring VM Introspection: Techniques and Trade-offs

Migration of Web Applications with Seamless Execution

Hardware-Assisted Secure Resource Accounting under a Vulnerable Hypervisor

Supporting High Performance Molecular Dynamics in Virtualized Clusters using IOMMU, SR-IOV, and GPUDirect

GPUswap: Enabling Oversubscription of GPU Memory through Transparent Swapping

Towards VM Consolidation Using a Hierarchy of Idle States

PEMU: A Pin Highly Compatible Out-of-VM Dynamic Binary Instrumentation Framework

PARS: A Page-Aware Replication System for Efficiently Storing Virtual Machine Snapshots

HSPT: Practical Implementation and Efficient Management of Embedded Shadow Page Tables for Cross-ISA System Virtual Machines

Content Provider	ACM Digital Library
Author	Li, Jianjun Wang, Zhe Yang, Dongyan Wang, Zhenjiang Hsu, Wei-Chung Guan, Yong Li, Bin Wu, Chenggang
Abstract	Cross-ISA (Instruction Set Architecture) system-level virtual machine has a significant research and practical value. For example, several recently announced virtual smart phones for iOS which run smart phone applications on x86 based PCs are deployed on cross-ISA system level virtual machines. Also, for mobile device application development, by emulating the Android/ARM environment on the more powerful x86-64 platform, application development and debugging become more convenient and productive. However, the virtualization layer often incurs high performance overhead. The key overhead comes from memory virtualization where a guest virtual address (GVA) must go through multi-level address translation to become a host physical address (HPA). The Embedded Shadow Page Table (ESPT) approach has been proposed to effectively decrease this address translation cost. ESPT directly maps GVA to HPA, thus avoid the lengthy guest virtual to guest physical, guest physical to host virtual, and host virtual to host physical address translation. However, the original ESPT work has a few drawbacks. For example, its implementation relies on a loadable kernel module (LKM) to manage the shadow page table. Using LKMs is less desirable for system virtual machines due to portability, security and maintainability concerns. Our work proposes a different, yet more practical, implementation to address the shortcomings. Instead of relying on using LKMs, our approach adopts a shared memory mapping scheme to maintain the shadow page table (SPT) using only ''mmap'' system call. Furthermore, this work studies the support of SPT for multi-processing in greater details. It devices three different SPT organizations and evaluates their strength and weakness with standard and real Android applications on the system virtual machine which emulates the Android/ARM platform on x86-64 systems.
Starting Page	53
Ending Page	64
Page Count	12
File Format	PDF
ISBN	9781450334501
DOI	10.1145/2731186.2731188
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-03-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Memory virtualization Cross-isa virtualization Hosted shadow page table Loadable kernel module Portability Security Hspt Practical implementation Embedded shadow page table
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in