NDLI: Agile paging: exceeding the best of nested and shadow paging

Please wait, while we are loading the content...

Cnvlutin: ineffectual-neuron-free deep neural network computing

Asymmetry-aware work-stealing runtimes

Back to the future: leveraging Belady's algorithm for improved cache replacement

Automatic generation of efficient accelerators for reconfigurable hardware

Biscuit: a framework for near-data processing of big data workloads

APRES: improving cache efficiency by exploiting load characteristics on GPUs

EIE: efficient inference engine on compressed deep neural network

Opportunistic competition overhead reduction for expediting critical section in NoC based CMPs

Base-victim compression: an opportunistic cache compression architecture

XED: exposing on-die error detection information for strong memory reliability

Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks

Decoupling loads for nano-instruction set computers

Treadmill: attributing the source of tail latency through precise load testing and statistical inference

DRAF: a low-power DRAM-based reconfigurable acceleration fabric

The anytime automaton

LaPerm: locality aware scheduler for dynamic parallelism on GPUs

All-inclusive ECC: thorough end-to-end protection for reliable computer memory

Using multiple input, multiple output formal control to maximize resource efficiency in architectures

Boosting access parallelism to PCM-based main memory

ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars

Morpheus: creating application objects efficiently for heterogeneous computing

Efficient synonym filtering and scalable delayed translation for hybrid virtual caching

Strober: fast and accurate sample-based energy simulation for arbitrary RTL

Energy efficient architecture for graph analytics accelerators

Transparent offloading and mapping (TOM): enabling programmer-transparent near-data processing in GPU systems

RedEye: analog ConvNet image sensor architecture for continuous mobile vision

Short-circuit dispatch: accelerating virtual machine interpreters on embedded processors

Bit-plane compression: transforming data for better compression in many-core architectures

Production-run software failure diagnosis via adaptive communication tracking

Neurocube: a programmable digital neuromorphic architecture with high-density 3D memory

Future vector microprocessor extensions for data aggregations

Dynamo: facebook's data center-wide power management system

Mellow writes: extending lifetime in resistive memories through selective slow write backs

Accelerating markov random field inference using molecular optical gibbs sampling units

ActivePointers: a case for software address translation on GPUs

Rescuing uncorrectable fault patterns in on-chip memories through error pattern transformation

Exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems

Agile paging: exceeding the best of nested and shadow paging

PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory

Towards statistical guarantees in controlling quality tradeoffs for approximate acceleration

LAP: loop-block aware inclusion properties for energy-efficient asymmetric last level caches

PowerChop: identifying and managing non-critical units in hybrid processor architectures

ASIC clouds: specializing the datacenter

Efficient synonym filtering and scalable delayed translation for hybrid virtual caching

Minerva: enabling low-power, highly-accurate deep neural network accelerators

ARM virtualization: performance and architectural implications

Cambricon: an instruction set architecture for neural networks

Efficiently scaling out-of-order cores for simultaneous multithreading

Peak efficiency aware scheduling for highly energy proportional servers

MITTS: memory inter-arrival time traffic shaping

Evaluation of an analog accelerator for linear algebra

Virtual thread: maximizing thread-level parallelism beyond GPU scheduling limit

RelaxFault memory repair

CASH: supporting IaaS customers with a sub-core configurable architecture

Energy efficient data encoding in DRAM channels exploiting data value similarity

Warped-slicer: efficient intra-SM slicing through dynamic resource partitioning for GPU multiprogramming

Accelerating dependent cache misses with an enhanced memory controller

Power attack defense: securing battery-backed data centers

Agile paging: exceeding the best of nested and shadow paging

Content Provider	ACM Digital Library
Author	Swift, Michael M. Gandhi, Jayneel Hill, Mark D.
Abstract	Virtualization provides benefits for many workloads, but the overheads of virtualizing memory are not universally low. The cost comes from managing two levels of address translation---one in the guest virtual machine (VM) and the other in the host virtual machine monitor (VMM)---with either nested or shadow paging. Nested paging directly performs a two-level page walk that makes TLB misses slower than unvirtualized native, but enables fast page tables changes. Alternatively, shadow paging restores native TLB miss speeds, but requires costly VMM intervention on page table updates. This paper proposes agile paging that combines both techniques and exceeds the best of both. A virtualized page walk starts with shadow paging and optionally switches in the same page walk to nested paging where frequent page table updates would cause costly VMM interventions. Agile paging enables most TLB misses to be handled as fast as native while most page table changes avoid VMM intervention. It requires modest changes to hardware (e.g., demark when to switch) and VMM policies (e.g., predict good switching opportunities). We emulate the proposed hardware and prototype the software in Linux with KVM on x86-64. Agile paging performs more than 12% better than the best of the two techniques and comes within 4% of native execution for all workloads.
Starting Page	707
Ending Page	718
Page Count	12
File Format	PDF
ISBN	9781467389471
DOI	10.1109/ISCA.2016.67
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-06-18
Access Restriction	Subscribed
Subject Keyword	Virtual memory Virtual machines Nested paging Translation lookaside buffer Virtualization Shadow paging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Agile paging:exceeding the best of nested and shadow paging

Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks

Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks

An optimized page translation for mobile virtualization

Evaluating the impacts of hugepage on virtual machines

Selective hardware/software memory virtualization

An optimized page translation for mobile virtualization

Tranlation-Lookaside Buffer Consistency (1990)

Virtualization of virtual memory address space

Agile paging: exceeding the best of nested and shadow paging

Similar Documents

Agile paging:exceeding the best of nested and shadow paging

Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks

Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks

An optimized page translation for mobile virtualization

Evaluating the impacts of hugepage on virtual machines

Selective hardware/software memory virtualization

An optimized page translation for mobile virtualization

Tranlation-Lookaside Buffer Consistency (1990)

Virtualization of virtual memory address space

Agile paging: exceeding the best of nested and shadow paging