NDLI: Static timing analysis for self resetting circuits

Please wait, while we are loading the content...

Conference Committee

Technical Program Committee

Tutorial 1: IC Interconnect Design Solutions

Tutorial 2: Circuit Tuning for High-Performance Custom Digital Design

Tutorial 3: Design and Test of Core-Based Systems

Tutorial 4: Verification of Electronic Systems

Panel: Is Corporate CAD Back?

Panel: Intranets and EDA: Impact, Application, and Technology

Logic optimization by output phase assignment in dynamic logic synthesis

A new method towards achieving global optimality in technology mapping

An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping

An efficient approach for moment-matching simulation of linear subnetworks with measured or tabulated data

Automatic netlist extraction for measurement-based characterization of off-chip interconnect

Analytical delay models for VLSI interconnects under ramp input

Optimal non-uniform wire-sizing under the Elmore delay model

Buffered Steiner tree construction with wire sizing for interconnect layout optimization

Clock tree synthesis for multi-chip modules

Sequential redundancy identification using recursive learning

Identification of unsettable flip-flops for partial scan and faster ATPG

Simulation-based techniques for dynamic test sequence compaction

Tearing based automatic abstraction for CTL model checking

CTL model checking based on forward state traversal

VERILAT: verification using logic augmentation and transformations

Software synthesis through task decomposition by dependency analysis

Synthesis of reusable DSP cores based on multiple behaviors

Algorithms for address assignment in DSP code generation

An approximate timing analysis method for datapath circuits

Static timing analysis for self resetting circuits

Timing verification of sequential domino circuits

Basic concepts for an HDL reverse engineering tool-set

Sensitivity analysis of iterative design processes

Validation coverage analysis for complex digital designs

Clock-driven performance optimization in interactive behavioral synthesis

Register-transfer level estimation techniques for switching activity and power consumption

Exploiting regularity for low-power design

Optimization of custom MOS circuits by transistor sizing

An efficient approach to simultaneous transistor and interconnect sizing

Generalized constraint generation in the presence of non-deterministic parasitics

VLSI circuit partitioning by cluster-removal using iterative improvement techniques

Multi-level spectral hypergraph partitioning with arbitrary vertex sizes

Minimum replication min-cut partitioning

Compact and complete test set generation for multiple stuck-faults

GRASP—a new search algorithm for satisfiability

Driving toward higher IDDQ test quality for sequential circuits: a generalized fault model and its ATPG

Comparing models of computation

Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits

A new method to express functional permissibilities for LUT based FPGAs and its applications

Fast Boolean optimization by rewiring

Multi-level logic optimization for low power using local logic transformations

Reduced-order modeling of large passive linear circuits by means of the SYPVL algorithm

A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits

Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm

Post global routing crosstalk risk estimation and reduction

An optimal algorithm for river routing with crosstalk constraints

Jitter-tolerant clock routing in two-phase synchronous systems

Enhancing high-level control-flow for improved testability

A design for testability technique for RTL circuits using control/data flow extraction

Bit-flipping BIST

Using complete-1-distinguishability for FSM equivalence checking

Improved reachability analysis of large finite state machines

ACV: an arithmetic circuit verifier

Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs

Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling

A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects

Inaccuracies in power estimation during logic synthesis

Clock skew optimization for ground bounce control

A power modeling and characterization method for the CMOS standard cell library

Heterogeneous built-in resiliency of application specific programmable processors

Unit delay simulation with the inversion algorithm

An observability-based code coverage metric for functional simulation

Latch optimization in circuits generated from high-level descriptions

Synthesis using sequential functional modules (SFMs)

An algorithm for synthesis of system-level interface circuits

An algorithm for power estimation in switched-capacitor circuits

Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs

A video driver system designed using a top-down, constraint-driven methodology

Hierarchical partitioning

Hybrid floorplanning based on partial clustering and module restructuring

Module placement on BSG-structure and IC layout applications

Delay fault coverage: a realistic metric and an estimation technique for distributed path delay faults

SIGMA: a simulator for segment delay faults

Zamlog: a parallel algorithm for fault simulation based on Zambezi

Metrics, techniques and recent developments in mixed-signal testing

Noise in deep submicron digital design

Intranets and EDA: impact, application, and technology

Digital sensitivity: predicting signal interaction using functional analysis

Efficient solution of systems of Boolean equations

Partitioned ROBDDs—a compact, canonical and efficiently manipulable representation for Boolean functions

Simulation and sensitivity analysis of transmission line circuits by the characteristics method

A general dispersive multiconductor transmission line model for interconnect simulation in SPICE

Efficient time-domain simulation of frequency-dependent elements

Stratified random sampling for power estimation

Statistical sampling and regression analysis for RT-level power evaluation

Expected current distributions for CMOS circuits

Metrology for analog module testing using analog testability bus

ABILBO: Analog BuILt-in Block Observer

Design of robust test criteria in analog testing

Metamorphosis: state assignment by retiming and re-encoding

The case for retiming with explicit reset circuitry

Polarized observability don't cares

Power optimization in disk-based real-time application specific systems

A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations

Generation of BDDs from hardware algorithm descriptions

Directional bias and non-uniformity in FPGA global routing architectures

Width minimization of two-dimensional CMOS cells using integer programming

Interchangeable pin routing with application to package layout

A coloring approach to the structural diagnosis of interconnects

Integrated fault diagnosis targeting reduced simulation

An efficient, bus-layout based method for early diagnosis of bussed driver shorts in printed circuit boards

Design for manufacturability in submicron domain

Embedded tutorial: speed: new paradigms in design for performance

Static timing analysis for self resetting circuits

Content Provider	ACM Digital Library
Author	Fleischer, Bruce M. Chappell, Barbara A. Narayanan, Vinod
Abstract	Static timing analysis techniques are widely used to verify the timing behavior of large digital designs implemented predominantly in conventional static CMOS. These techniques, however, are not sufficient to completely verify the dynamic circuit families now finding favor in high-performance designs. In this paper, we describe an approach that extends static timing analysis to a high-performance dynamic CMOS logic family called self-resetting CMOS. Due to the circuit structure employed in SRCMOS, designs naturally decompose into a hierarchy of gates and macros; timing analysis must address and preferably exploit this hierarchy. At the gate level, three categories of constraints on pulse timing arise from considering the effects of pulse width, overlap, and collisions. Timing analysis is performed at the macro level, by a) performing timing tests at macro boundaries and b) using macro-level delay models. We define various macro-level timing tests which ensure that fundamental gate-level timing constraints are satisfied. We extend the standard delay model to handle leading and trailing edges of signal pulses, across-chip variations, tracking of signals, and slow and fast operating conditions. We have developed an SRCMOS timing analyzer based on this approach; the analyzer was implemented as extensions to a standard static timing analysis program, thus facilitating its integration into an existing design system and methodology.
Starting Page	119
Ending Page	126
Page Count	8
File Format	PDF
ISBN	0818675977
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1997-01-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in