NDLI: Boosting superpage utilization with the shadow memory and the partial-subblock TLB

Please wait, while we are loading the content...

Automatic loop transformations and parallelization for Java

Compiling object-oriented data intensive applications

Using complete system simulation to characterize SPECjvm98 benchmarks

Performance evaluation of a new routing strategy for irregular networks with source routing

Improving parallel system performance by changing the arrangement of the network links

Characterizing processor architectures for programmable network interfaces

Adaptive reduction parallelization techniques

A compiler method for the parallel execution of irregular reductions in scalable shared memory multiprocessors

Next-generation generic programming and its application to sparse matrix computations

A simulation-based study of scheduling mechanisms for a dynamic cluster environment

Design of dynamic load-balancing tools for parallel applications

A case for user-level dynamic page migration

Fast greedy weighted fusion

Synthesizing transformations for locality enhancement of imperfectly-nested loop nests

Optimized unrolling of nested loops

Hardware-only stream prefetching and dynamic access ordering

Push vs. pull: data movement for linked data structures

Boosting superpage utilization with the shadow memory and the partial-subblock TLB

Table size reduction for data value predictors by exploiting narrow width values

Using profiling to reduce branch misprediction costs on a dynamically scheduled processor

An adaptive software library for fast Fourier transforms

Using accurate arithmetics to improve numerical reproducibility and stability in parallel applications

Performance evaluation of the IBM SP and the Compaq AlphaServer SC

Performance analysis of distributed applications using automatic classification of communication inefficiencies

A general performance model for parallel sweeps on orthogonal grids for particle transport calculations

Hardware spatial forwarding for widely shared data

A novel application development environment for large-scale scientific computations

Comparative study of page-based and segment-based software DSM through compiler optimization

Unroll-based register coalescing

Automatic compiler techniques for thread coarsening for multithreaded architectures

Automated cache optimizations using CME driven diagnosis

A low-complexity issue logic

Binary translation and architecture convergence issues for IBM system/390

Boosting superpage utilization with the shadow memory and the partial-subblock TLB

Content Provider	ACM Digital Library
Author	Seong, Byeong Hag Park, Daeyeon Chung, JaeWoong Park, Cheol Ho Roh, YangWoo
Abstract	While superpage is an efficient solution to increase TLB reach, its limited flexibility for address mapping is still a hard issue. Our proposed mechanism has been developed for taking advantage of two previous approaches which resolve the issue partially: the partial-subblock TLB and the shadow memory. Through integration of them, our mechanism enjoys various benefits inherited from the both sides. By adopting Memory Controller TLB (MTLB) from the shadow memory, it allows superpages to be composed of arbitrary physical pages. The entry structure of the partial-subblock TLB applied for the processor TLB enables all invalid address mappings to be identified inside CPU, which reduces the overhead of handling invalid mappings. In addition, cache flushing which is required when a mapping of shadow address to physical address is destroyed (e.g. due to paging) can be replaced just by resetting the corresponding valid bit in the processor TLB. At last, the per-base-page reference bits in the processor TLB make the page replacement policy of the operating system more efficient.In simulation with six benchmarks, our mechanism generates only 27% of TLB misses compared to the single-page-size TLB. With a detailed analysis, it is shown to be evident that the efficiency of our mechanism is magnified in real computing environment where multitasking and applications of large sizes are ordinary cases.
Starting Page	187
Ending Page	195
Page Count	9
File Format	PDF
ISBN	1581132700
DOI	10.1145/335231.335249
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2000-05-08
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reducing TLB and Memory Overhead Using Online Superpage Promotion (1995)

Reducing TLB and memory overhead using online superpage promotion

Reducing TLB and Memory Overhead Using Online Superpage Promotion (1995)

Supporting superpage allocation without additional hardware support

Multi-dimensional translation lookaside buffers (1996).

Reducing TLB and memory overhead using online superpage promotion

A comparison of online superpage promotion mechanisms (1999).

Increasing TLB Reach Using Superpages Backed by Shadow Memory (1998)

Increasing TLB Reach Using Superpages Backed by Shadow Memory (1998)

Boosting superpage utilization with the shadow memory and the partial-subblock TLB

Similar Documents

Reducing TLB and Memory Overhead Using Online Superpage Promotion (1995)

Reducing TLB and memory overhead using online superpage promotion

Reducing TLB and Memory Overhead Using Online Superpage Promotion (1995)

Supporting superpage allocation without additional hardware support

Multi-dimensional translation lookaside buffers (1996).

Reducing TLB and memory overhead using online superpage promotion

A comparison of online superpage promotion mechanisms (1999).

Increasing TLB Reach Using Superpages Backed by Shadow Memory (1998)

Increasing TLB Reach Using Superpages Backed by Shadow Memory (1998)

Boosting superpage utilization with the shadow memory and the partial-subblock TLB