NDLI: Evaluation of parallel H.264 decoding strategies for the Cell Broadband Engine

Please wait, while we are loading the content...

Exascale science: the next frontier in high performance computing

Overlapping communication and computation by using a hybrid MPI/SMPSs approach

The auction: optimizing banks usage in Non-Uniform Cache Architectures

Fast and accurate NCBI BLASTP: acceleration with multiphase FPGA-based prefiltering

Streamlining GPU applications on the fly: thread divergence elimination through runtime thread-data remapping

Decomposable and responsive power models for multicore processors using performance counters

An approach to resource-aware co-scheduling for CMPs

Indemics: an interactive data intensive framework for high performance epidemic simulation

Handling task dependencies under strided and aliased references

An empirically tuned 2D and 3D FFT library on CUDA GPU

Throughput computing

Quantifying performance benefits of overlap using MPI-2 in a seismic modeling application

Cache oblivious parallelograms in iterative stencil computations

ParaLearn: a massively parallel, scalable system for learning interaction networks on FPGAs

An experimental approach to performance measurement of heterogeneous parallel applications using CUDA

Enigma: architectural and operating system support for reducing the impact of address translation

A query language for understanding component interactions in production systems

Clustering performance data efficiently at massive scales

How to unleash array optimizations on code using recursive data structures

Large-scale FFT on GPU clusters

The next-generation supercomputer project and a plan for the advanced institute for computational science

Optimal bucket algorithms for large MPI collectives on torus interconnects

Making nested parallel transactions practical using lightweight hardware support

High-throughput Bayesian network learning using heterogeneous multicore computers

Compiler and runtime support for enabling generalized reduction computations on heterogeneous parallel configurations

Timing local streams: improving timeliness in data prefetching

Adaptive multi-level cache allocation in distributed storage architectures

Speeding up Nek5000 with autotuning and specialization

A compiler-automated array compression scheme for optimizing memory intensive programs

FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing

Evaluation of parallel H.264 decoding strategies for the Cell Broadband Engine

SAMS multi-layout memory: providing multiple views of data to boost SIMD performance

InterferenceRemoval: removing interference of disk access for MPI programs through data replication

Static reuse distances for locality-based optimizations in MATLAB

Small-ruleset regular expression matching on GPGPUs: quantitative performance analysis and optimization

Evaluation of parallel H.264 decoding strategies for the Cell Broadband Engine

Content Provider	ACM Digital Library
Author	Chi, Chi Ching Juurlink, Ben Meenderinck, Cor
Abstract	How to develop efficient and scalable parallel applications is the key challenge for emerging many-core architectures. We investigate this question by implementing and comparing two parallel H.264 decoders on the Cell architecture. It is expected that future many-cores will use a Cell-like local store memory hierarchy, rather than a non-scalable shared memory. The two implemented parallel algorithms, the Task Pool (TP) and the novel Ring-Line (RL) approach, both exploit macroblock-level parallelism. The TP implementation follows the master-slave paradigm and is very dynamic so that in theory perfect load balancing can be achieved. The RL approach is distributed and more predictable in the sense that the mapping of macroblocks to processing elements is fixed. This allows to better exploit data locality, to overlap communication with computation, and to reduce communication and synchronization overhead. While TP is more scalable in theory, the actual scalability favors RL. Using 16 SPEs, RL obtains a scalability of 12x, while TP achieves only 10.3x. More importantly, the absolute performance of RL is much higher. Using 16 SPEs, RL achieves a throughput of 139.6 frames per second (fps) while TP achieves only 76.6 fps. A large part of the additional performance advantage is due to hiding the memory latency. From the results we conclude that in order to fully leverage the performance of future many-cores, a centralized master should be avoided and the mapping of tasks to cores should be predictable in order to be able to hide the memory latency.
Starting Page	105
Ending Page	114
Page Count	10
File Format	PDF
ISBN	9781450300186
DOI	10.1145/1810085.1810102
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-06-02
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	H.264 Video Programming Decoding Parallel Cell
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel h.264 decoding strategies for cell broadband engine (2010).

A scalable parallel H.264 decoder on the cell broadband engine architecture

High definition H.264 decoding on cell broadband engine

Evaluation of data-parallel splitting approaches for H.264 decoding

Analysis and Parallelization of H.264 decoder on Cell Broadband Engine Architecture

Control strategies for H.264 video decoding under resources constraints

A parallel motion estimation engine for H.264 encoding using the UMHexagonS algorithm

Evaluation of CUDA GPU architecture as H.264 intra coding acceleration engine

Implementation strategies for CABAC decoder of H.264 for HD resolution video

Evaluation of parallel H.264 decoding strategies for the Cell Broadband Engine

Similar Documents

Parallel h.264 decoding strategies for cell broadband engine (2010).

A scalable parallel H.264 decoder on the cell broadband engine architecture

High definition H.264 decoding on cell broadband engine

Evaluation of data-parallel splitting approaches for H.264 decoding

Analysis and Parallelization of H.264 decoder on Cell Broadband Engine Architecture

Control strategies for H.264 video decoding under resources constraints

A parallel motion estimation engine for H.264 encoding using the UMHexagonS algorithm

Evaluation of CUDA GPU architecture as H.264 intra coding acceleration engine

Implementation strategies for CABAC decoder of H.264 for HD resolution video

Evaluation of parallel H.264 decoding strategies for the Cell Broadband Engine