NDLI: Fault tolerant high performance computing by a coding approach

Please wait, while we are loading the content...

Compiler techniques for high performance sequentially consistent java programs

Composable memory transactions

Automated type-based analysis of data races and atomicity

Language innovations for HPCS

A novel approach for partitioning iteration spaces with variable densities

Using multiple energy gears in MPI programs on a power-scalable cluster

Trust but verify: monitoring remotely executing programs for progress and correctness

Teleport messaging for distributed stream programs

A sampling-based framework for parallel data mining

Why is graphics hardware so fast?

Effective communication coalescing for data-parallel applications

Static analysis of atomicity for programs with non-blocking synchronization

Modeling wildcard-free MPI programs for verification

Automatic multithreading and multiprocessing of C programs for IXP

Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems

Applications of synchronization coverage

Adaptive execution techniques for SMT multiprocessor architectures

Performance modeling and optimization of parallel out-of-core tensor contractions

A linear-time algorithm for optimal barrier placement

Revocable locks for non-blocking programming

Scaling model checking of dataraces using dynamic information

Exposing speculative thread parallelism in SPEC2000

Energy conservation in heterogeneous server clusters

Fault tolerant high performance computing by a coding approach

System-wide performance monitors and their application to the optimization of coherent memory accesses

A framework for adaptive algorithm selection in STAPL

An evaluation of global address space languages: co-array fortran and unified parallel C

Extracting SMP parallelism for dense linear algebra algorithms from high-level specifications

Locality aware dynamic load management for massively multiplayer games

Fault tolerant high performance computing by a coding approach

Content Provider	ACM Digital Library
Author	Fagg, Graham E. Langou, Julien Angskun, Thara Dongarra, Jack Chen, Zizhong Gabriel, Edgar Bosilca, George
Abstract	As the number of processors in today's high performance computers continues to grow, the mean-time-to-failure of these computers are becoming significantly shorter than the execution time of many current high performance computing applications. Although today's architectures are usually robust enough to survive node failures without suffering complete system failure, most today's high performance computing applications can not survive node failures and, therefore, whenever a node fails, have to abort themselves and restart from the beginning or a stable-storage-based checkpoint.This paper explores the use of the floating-point arithmetic coding approach to build fault survivable high performance computing applications so that they can adapt to node failures without aborting themselves. Despite the use of erasure codes over Galois field has been theoretically attempted before in diskless checkpointing, few actual implementations exist. This probably derives from concerns related to both the efficiency and the complexity of implementing such codes in high performance computing applications. In this paper, we introduce the simple but efficient floating-point arithmetic coding approach into diskless checkpointing and address the associated round-off error issue. We also implement a floating-point arithmetic version of the Reed-Solomon coding scheme into a conjugate gradient equation solver and evaluate both the performance and the numerical impact of this scheme. Experimental results demonstrate that the proposed floating-point arithmetic coding approach is able to survive a small number of simultaneous node failures with low performance overhead and little numerical impact.
Starting Page	213
Ending Page	223
Page Count	11
File Format	PDF
ISBN	1595930809
DOI	10.1145/1065944.1065973
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-06-15
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Fault tolerance High performance computing Message passing interface Floating-point arithmetic coding
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in