NDLI: Efficient asynchronous interrupt handling in a full-system instruction set simulator

Please wait, while we are loading the content...

Efficient asynchronous interrupt handling in a full-system instruction set simulator

Translation validation of loop and arithmetic transformations in the presence of recurrences

Symbolic execution for memory consumption analysis

Opportunity for compute partitioning in pursuit of energy-efficient systems

Code cache management in managed language VMs to reduce memory consumption for embedded systems

Loop-oriented array- and field-sensitive pointer analysis for automatic SIMD vectorization

TIC: a scalable model checking based approach to WCET estimation

Compiling a gesture recognition application for a low-power spatial architecture

A graph-based iterative compiler pass selection and phase ordering approach

Generalized cache tiling for dataflow programs

Compensate or ignore? meeting control robustness requirements through adaptive soft-error handling

A machine learning approach to mapping streaming workloads to dynamic multicore processors

Efficient asynchronous interrupt handling in a full-system instruction set simulator

Content Provider	ACM Digital Library
Author	Franke, Björn Spink, Tom Wagstaff, Harry
Abstract	Instruction set simulators (ISS) have many uses in embedded software and hardware development and are typically based on dynamic binary translation (DBT), where frequently executed regions of guest instructions are compiled into host instructions using a just-in-time (JIT) compiler. Full-system simulation, which necessitates handling of asynchronous interrupts from e.g. timers and I/O devices, complicates matters as control flow is interrupted unpredictably and diverted from the current region of code. In this paper we present a novel scheme for handling of asynchronous interrupts, which integrates seamlessly into a region-based dynamic binary translator. We first show that our scheme is correct, i.e. interrupt handling is not deferred indefinitely, even in the presence of code regions comprising control flow loops. We demonstrate that our new interrupt handling scheme is efficient as we minimise the number of inserted checks. Interrupt handlers are also presented to the JIT compiler and compiled to native code, further enhancing the performance of our system. We have evaluated our scheme in an ARM simulator using a region-based JIT compilation strategy. We demonstrate that our solution reduces the number of dynamic interrupt checks by 73%, reduces interrupt service latency by 26% and improves throughput of an I/O bound workload by 7%, over traditional per-block schemes. .
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450343169
DOI	10.1145/2907950.2907953
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-06-13
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Asynchronous interrupt handling Region-based just-in-time compilation Dynamic binary translation Full system simulation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in