NDLI: Static cost estimation for data layout selection on GPUs

Please wait, while we are loading the content...

HPC benchmarking: problem size matters

An evaluation of network architectures for next generation supercomputers

A performance model for allocating the parallelism in a multigrid-in-time solver

Data-driven performance modeling of linear solvers for sparse matrices

Evaluating and optimizing the NERSC workload on Knights Landing

Performance analysis and optimization of Clang's OpenMP 4.5 GPU support

Effective use of large high-bandwidth memory caches in HPC stencil computation via temporal wave-front tiling

Static cost estimation for data layout selection on GPUs

Visual data-analytics of large-scale parallel discrete-event simulations

Enabling work migration in CoMD to study dynamic load imbalance solutions

Reproducible stencil compiler benchmarks using PROVA!

Static cost estimation for data layout selection on GPUs

Content Provider	ACM Digital Library
Author	Peng, Yuhan Sarkar, Vivek Grossman, Max
Abstract	Performance modeling provides mathematical models and quantitative analysis for designing and optimizing computer systems. In high performance architectures, high-latency memory accesses often dominate execution time in many classes of applications. Thus, performance modeling for memory accesses of high performance architectures has been an important research topic. In high performance computation, data layout can significantly affect the efficiency of memory access operations. In recent years, the problem of data layout selection has been well studied on various parallel CPU and some GPU architectures. GPUs have memory hierarchies different from multi-core CPUs. While data layout selection on GPUs has been inspected by several existing projects, there is still a lack of a mathematical cost model for data layout selection on GPUs. This motivates us to investigate static cost analysis methods that could better guide future data layout selection work, and perhaps even designing new SIMT architectures. In this paper, we propose a comprehensive cost analysis for data layout selection for GPUs. We build our cost function based on the knowledge of the GPU memory hierarchy, and develop an algorithm which allows researchers to perform compile time cost estimation for a given data layout. Furthermore, we introduce a new vector based representation to represent the estimated cost, which can better estimate the cost of applications with dynamic length loops. We apply our cost analysis to selected benchmarks from past publications on data layout selection. Our experimental results show that our cost analysis can accurately predict the relative costs of different data layouts. Using the cost model presented in this paper, we are developing an automatic data layout selection tool in our ongoing work.
Starting Page	76
Ending Page	86
Page Count	11
ISBN	9781509052189
DOI	10.1109/PMBS.2016.13
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-11-13
Access Restriction	Subscribed
Subject Keyword	Cost estimation Cost vector Gpu Data layout selection
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in