NDLI: Scalable and efficient implementation of 3d unstructured meshes computation: a case study on matrix assembly

Please wait, while we are loading the content...

More than you ever wanted to know about synchronization: synchrobench, measuring the impact of the synchronization on concurrent algorithms

A framework for practical parallel fast matrix multiplication

Software partitioning of hardware transactions

Barrier elision for production parallel programs

A parallel algorithm for global states enumeration in concurrent systems

NUMA-aware graph-structured analytics

High performance locks for multi-level NUMA systems

Fence placement for legacy data-race-free programs via synchronization read detection

The SprayList: a scalable relaxed priority queue

PLUTO+: near-complete modeling of affine transformations for parallelism and locality

Performance implications of dynamic memory allocators on transactional memory systems

Scalable and efficient implementation of 3d unstructured meshes computation: a case study on matrix assembly

Dynamic deadlock verification for general barrier synchronisation

SYNC or ASYNC: time to fuse for distributed graph-parallel computation

A library for portable and composable data locality optimizations for NUMA systems

JAWS: a JavaScript framework for adaptive CPU-GPU work sharing

Predicate RCU: an RCU for scalable concurrent updates

Distributed memory code generation for mixed Irregular/Regular computations

Low-overhead software transactional memory with progress guarantees and strong semantics

Diagnosing the causes and severity of one-sided message contention

VirtCL: a framework for OpenCL device abstraction and management

Cache-oblivious wavefront: improving parallelism of recursive dynamic programming algorithms without losing cache-efficiency

MPI+Threads: runtime contention and remedies

GStream: a graph streaming processing method for large-scale graphs on GPUs

Automatic scalable atomicity via semantic locking

On optimizing machine learning workloads via kernel fusion

SemCache++: semantics-aware caching for efficient multi-GPU offloading

An OpenACC-based unified programming model for multi-accelerator systems

The lazy happens-before relation: better partial-order reduction for systematic concurrency testing

Towards batched linear solvers on accelerated hardware platforms

A collection-oriented programming model for performance portability

Gunrock: a high-performance graph processing library on the GPU

Decoupled load balancing

Combining phase identification and statistic modeling for automated parallel benchmark generation

Optimization of asynchronous graph processing on GPU with hybrid coloring model

Efficient and reasonable object-oriented concurrency

A programming model and runtime system for significance-aware energy-efficient computing

The lock-free k-LSM relaxed priority queue

Static/Dynamic validation of MPI collective communications in multi-threaded context

CASTLE: fast concurrent internal binary search tree using edge-based locking

Section based program analysis to reduce overhead of detecting unsynchronized thread communication

A hierarchical approach to reducing communication in parallel graph algorithms

Tiles: a new language mechanism for heterogeneous parallelism

Are web applications ready for parallelism?

Scalable and efficient implementation of 3d unstructured meshes computation: a case study on matrix assembly

Content Provider	ACM Digital Library
Author	Petit, Eric Dinh, Quang Thébault, Loïc
Abstract	Exposing massive parallelism on 3D unstructured meshes computation with efficient load balancing and minimal synchronizations is challenging. Current approaches relying on domain decomposition and mesh coloring struggle to scale with the increasing number of cores per nodes, especially with new many-core processors. In this paper, we propose an hybrid approach using domain decomposition to exploit distributed memory parallelism, Divide-and-Conquer, D&C, to exploit shared memory parallelism and improve locality, and mesh coloring at core level to exploit vectors. It illustrates a new trade-off for many-cores between structuredness, memory locality, and vectorization. We evaluate our approach on the finite element matrix assembly of an industrial fluid dynamic code developed by Dassault Aviation. We compare our D&C approach to domain decomposition and to mesh coloring. D&C achieves a high parallel efficiency, a good data locality as well as an improved bandwidth usage. It competes on current nodes with the optimized pure MPI version with a minimum 10% speed-up. D&C shows an impressive 319x strong scaling on 512 cores (32 nodes) with only 2000 vertices per core. Finally, the Intel Xeon Phi version has a performance similar to 10 Intel E5-2665 Xeon Sandy Bridge cores and 95% parallel efficiency on the 60 physical cores. Running on 4 Xeon Phi (240 cores), D&C has 92% efficiency on the physical cores and performance similar to 33 Intel E5-2665 Xeon Sandy Bridge cores. .
Starting Page	120
Ending Page	129
Page Count	10
File Format	PDF
ISBN	9781450332057
DOI	10.1145/2688500.2688517
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-01-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Unstructured mesh Task Divide-and-conquer Computational fluid dynamic Matrix assembly Domain decomposition Vectorization
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in