NDLI: A mean-value performance analysis of a new multiprocessor architecture

Please wait, while we are loading the content...

The rice parallel processing testbed

Efficient distributed event driven simulations of multiple-loop networks

Performance evaluation for multiprocessors programmed using monitors

Queueing analysis of finite buffer token networks

Performance modelling of a HSLAN slotted ring protocol

A case study of DECnet applications and protocol performance

A symptotic analysis of large heterogeneous queueing systems

The limited performance benefits of migrating active processes for load sharing

From local to global: an analysis of nearest neighbor balancing on hypercube

Application level modeling of parallel machines

Analytic derivation of processor potential utilization in straight line, ring, square mesh, and hypercube networks

Scheduling in multiprogrammed parallel systems

On hot-spot contention in interconnection networks

Performance analysis of multipath multistage interconnection networks

Modelling and performance evaluation of multiprocessor based packet switches

A manufacturing capacity planning experiment through functional workload decomposition

FAST: A large scale expert system for application and system software performance tuning

Comparison of dataflow control techniques in distributed data-intensive systems

A mean-value performance analysis of a new multiprocessor architecture

Sensitivity analysis of reliability and performability measures for multiprocessor systems

Design of partially replicated distributed database systems: an integrated methodology

Monitoring and performance measuring distributed systems during operation

The use of microcode instrumentation for development, debugging and tuning of operating system kernels

Memory-reference characteristics of multiprocessor applications under MACH

Characterising program behaviour with phases and transitions

Adaptive storage control for page frame supply in large scale computer systems

On the properties of approximate mean value analysis algorithms for queueing networks

Optimal allocation of multiple class resources in computer systems

PAM-a noniterative approximate solution method for closed multichain queueing networks

A mean-value performance analysis of a new multiprocessor architecture

Content Provider	ACM Digital Library
Author	Leutenegger, S. T. Vernon, M. K.
Abstract	This paper presents a preliminary performance analysis of a new large-scale multiprocessor: the Wisconsin Multicube. A key characteristic of the machine is that it is based on shared buses and a snooping cache coherence protocol. The organization of the shared buses and shared memory is unique and non-hierarchical. The two-dimensional version of the architecture is envisioned as scaling to 1024 processors.We develop an approximate mean-value analysis of bus interference for the proposed cache coherence protocol. The model includes FCFS scheduling at the bus queues with deterministic bus access times, and asynchronous memory write-backs and invalidation requests.We use our model to investigate the feasibility of the multiprocessor, and to study some initial system design issues. Our results indicate that a 1024-processor system can operate at 75 - 95% of its peak processing power, if the mean time between cache misses is larger than 1000 bus cycles (i.e. 50 microseconds for 20 MHz buses; 25 microseconds for 40 MHz buses). This miss rate is not unreasonable for the cache sizes specified in the design, which are comparable to main memory sizes in existing multiprocessors. We also present results which address the issues of optimal cache block size, optimal size of the two-dimensional Multicube, the effect of broadcast invalidations on system performance, and the viability of several hardware techniques for reducing the latency for remote memory requests.
Starting Page	167
Ending Page	176
Page Count	10
File Format	PDF
ISBN	0897912543
DOI	10.1145/55595.55615
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1988-05-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in