NDLI: Countermeasures against fault attacks on software implemented AES: effectiveness and cost

Please wait, while we are loading the content...

Hardware trust implications of 3-D integration

PoliMakE: a policy making engine for secure embedded software execution on chip-multiprocessors

Hardware-assisted security enhanced Linux in embedded systems: a proposal

A new correlation frequency analysis of the side channel

A comprehensive analysis of performance and side-channel-leakage of AES SBOX implementations in embedded software

Countering early evaluation: an approach towards robust dual-rail precharge logic

Countermeasures against fault attacks on software implemented AES: effectiveness and cost

A new CRT-RSA algorithm resistant to powerful fault attacks

Improving the quality of ring oscillator PUFs on FPGAs

Low cost multicast authentication via validity voting in time-triggered embedded control networks

Secure protocols for serverless remote product authentication

Enhancing network-on-chip components to support security of processing elements

Countermeasures against fault attacks on software implemented AES: effectiveness and cost

Content Provider	ACM Digital Library
Author	Koren, Israel Regazzoni, Francesco Pelosi, Gerardo Breveglieri, Luca Barenghi, Alessandro
Abstract	In this paper we present software countermeasures specifically designed to counteract fault injection attacks during the execution of a software implementation of a cryptographic algorithm and analyze the efficiency of these countermeasures. We propose two approaches based on the insertion of redundant computations and checks, which in their general form are suitable for any cryptographic algorithm. In particular, we focus on selective instruction duplication to detect single errors, instruction triplication to support error correction, and parity checking to detect corruption of a stored value. We developed a framework to automatically add the desired countermeasure, and we support the possibility to apply the selected redundancy to either all the instructions of the cryptographic routine or restrict it to the most sensitive ones, such as table lookups and key fetching. Considering an ARM processor as a target platform and AES as a target algorithm, we evaluate the overhead of the proposed countermeasures while keeping the robustness of the implementation high enough to thwart most or all of the known fault attacks. Experimental results show that in the considered architecture, the solution with the smallest overhead is per-instruction selective doubling and checking, and that the instruction triplication scheme is a viable alternative if very high levels of injected fault resistance are required.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450300780
DOI	10.1145/1873548.1873555
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-10-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Fault attacks Side-channel attacks Countermeasures
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in