NDLI: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis (CODES+ISSS '06)

Please wait, while we are loading the content...

Application-specific workload shaping in multimedia-enabled personal mobile devices

Battery discharge aware energy feasibility analysis

A formal approach to robustness maximization of complex heterogeneous embedded systems

TLM/network design space exploration for networked embedded systems

Bounded arbitration algorithm for QoS-supported on-chip communication

Methodology for attack on a Java-based PDA

Droplet-trace-based array partitioning and a pin assignment algorithm for the automated design of digital microfluidic biochips

A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control

Retargetable code optimization with SIMD instructions

Are current ESL tools meeting the requirements of advanced embedded systems?

SHAPES:: a tiled scalable software hardware architecture platform for embedded systems

Phase guided sampling for efficient parallel application simulation

Decision-theoretic exploration of multiProcessor platforms

Fuzzy decision making in embedded system design

Application specific forwarding network and instruction encoding for multi-pipe ASIPs

Cutting across layers of abstraction:: removing obstacles from the advancement of embedded systems

Streamroller:: automatic synthesis of prescribed throughput accelerator pipelines

Integrated analysis of communicating tasks in MPSoCs

UML and model-driven development for SoC design

Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure

A run-time, feedback-based energy estimation model For embedded devices

Automatic run-time extraction of communication graphs from multithreaded applications

Automatic generation of transaction level models for rapid design space exploration

Increasing the throughput of an adaptive router in network-on-chip (NoC)

Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability

Floorplan driven leakage power aware IP-based SoC design space exploration

Layout aware design of mesh based NoC architectures

Pack instruction generation for media pUsing multi-valued decision diagram

Challenges in exploitation of loop parallelism in embedded applications

A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation

Multi-processor system design with ESPAM

Demand paging for OneNAND™ Flash eXecute-in-place

A bus architecture for crosstalk elimination in high performance processor design

Key technologies for the next generation wireless communications

Increasing hardware efficiency with multifunction loop accelerators

Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications

Automotive electronics system, software, and local area network

Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies

Hardware based frequency/voltage control of voltage frequency island systems

The pipeline decomposition tree:: an analysis tool for multiprocessor implementation of image processing applications

Accurate yet fast modeling of real-time communication

Automatic phase detection for stochastic on-chip traffic generation

Architectural support for safe software execution on embedded processors

Thermal-aware high-level synthesis based on network flow method

A methodology for design of application specific deadlock-free routing algorithms for NoC systems

Automatic selection of application-specific instruction-set extensions

Resource virtualization in real-time CORBA middleware

$B^{2}Sim::$ a fast micro-architecture simulator based on basic block characterization

Heterogeneous multiprocessor implementations for JPEG:: a case study

Creation and utilization of a virtual platform for embedded software optimization:: an industrial case study

Yield prediction for architecture exploration in nanometer technology nodes:: a model and case study for memory organizations

Generic netlist representation for system and PE level design exploration

System-level power-performance trade-offs in bus matrix communication architecture synthesis

Promises and challenges of mobile embedded system:: an industry perspective

A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH

Proceedings of the 4th international conference on Hardware/software codesign and system synthesis (CODES+ISSS '06)

Content Provider	ACM Digital Library
Editor	Choi, Kiyoung Bergamaschi, Reinaldo
Copyright Year	2006
Abstract	On behalf of Codes+ISSS 20065 Organizing and Program Committees, we would like to welcome you to the $4^{th}$ IEEE/ACM International Conference on Hardware/Software Co-Design and System Synthesis.Codes+ISSS is the premier event in design of embedded systems hardware, software, and tools. This year we continued building upon the reputation of a high-quality conference by enforcing a rigorous reviewing process, selecting the best submitted papers, and assembling a very exciting program of keynotes, tutorials, special sessions, panels, and regular papers.We received 183 full paper submissions and selected 46 papers for publication, an acceptance rate of 25%. The Program Committee carefully reviewed all papers, with an average of over 5 reviews per paper. The Committee then met face to face for detailed discussions on the papers. Selections were not based on quotas for each topic area, but instead, papers from one topic area were compared to other topic areas in order to select the absolute best set of papers overall. We hope you will find this year's papers to represent some of the most important advances in theory and practice of system-level design and related areas.Codes+ISSS program is uniquely complemented by tutorials and workshops. This year's tutorials cover state-of-the-art topics such as UML for SoC Design and Automotive Electronics, and like last year, tutorials are free to all registered attendees. CODES+ISSS hosts two full-fledged workshops, namely ESTIMedia and a UML hands-on workshop. ESTIMedia has been very successful in previous years and its special emphasis on multimedia-related topics effectively complements the main Codes+ISSS program. The hands-on workshop on UML is a first of its kind in Codes+ISSS and gives attendees the opportunity to learn UML in practice.After a successful debut last year, Embedded Systems Week (ES Week) takes place again, this time expanded with the addition of CASES (a leading conference on architecture and compilers). Codes+ISSS, EMSOFT and CASES are collocated with all sessions in parallel, and registrants to one conference can attend sessions in all three conferences. Moreover, the technical programs of the three conferences, including keynotes, special sessions, panels, tutorials and workshops, have been carefully planned to avoid major overlaps and complement each other. ES Week is uniquely positioned to offer the best technical content for attendees in the areas of embedded systems design, tools, software, architecture and compilers.Codes+ISSS owes its high technical quality to the dedicated members of the Steering Committee, Organizing Committee, Technical Committee and numerous reviewers who contributed their time and expertise to ensure the quality of the conference. We thank them all full heartedly. We would also like to thank our sponsoring societies, IEEE Circuits and Systems Society (CAS) and Computer Society (CS) and the Council of Electronic Design Automation (CEDA), the ACM SigDA, SigBED and SigMICRO. Moreover, we would like to thank our several industrial contributors, without which the conference would not be possible. The excellent level of industrial support demonstrates that Codes+ISSS is able to bridge both academia and industry interests. Finally, thanks are due to all the people who submitted their work to the conference and to the attendees whose active participation is relied upon for lively and interesting technical exchanges.
Related Links	http://www.codes-isss.org/
ISBN	1595933700
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-10-22
Access Restriction	Subscribed
Content Type	Text
Resource Type	Conference Proceedings

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in