NDLI: Verifying process models built using parameterized state machines

Please wait, while we are loading the content...

Static and dynamic analysis of call chains in java

Testing malware detectors

An empirical study of profiling strategies for released software and their impact on testing activities

Test input generation with java PathFinder

Software assurance by bounded exhaustive testing

Automating commutativity analysis at the design level

Active learning for automatic classification of software behavior

Exploiting purity for atomicity

Model checking XML manipulating software

Software validation via scalable path-sensitive value flow analysis

Covering arrays for efficient fault characterization in complex configuration spaces

An experimental evaluation of continuous testing during development

Evolutionary testing in the presence of loop-assigned flags: a testability transformation approach

Automated black-box testing of functional correctness using function approximation

Modeling and verification of an air traffic concept of operations

Improving the adaptability of multi-mode systems via program steering

Faster constraint solving with subtypes

A formal approach for modeling and verification of RTCORBA-based applications

Testing of java web services for robustness

Optimal strategies for testing nondeterministic systems

Where the bugs are

Evolutionary testing of classes

On the analytical comparison of testing techniques

An optimizing compiler for batches of temporal logic formulas

Slicing tools for synchronous reactive programs

SABER: smart analysis based error reduction

Verifying process models built using parameterized state machines

The AGEDIS tools for model based testing

Verifying process models built using parameterized state machines

Content Provider	ACM Digital Library
Author	Lerner, Barbara Staudt
Abstract	Software process and work flow languages are increasingly used to define loosely-coupled systems of systems. These languages focus on coordination issues such as data flow and control flow among the subsystems and exception handling activities. The resulting systems are often highly concurrent with activities distributed over many computers. Adequately testing these systems is not feasible due to their size, concurrency, and distributed implementation. Furthermore, the concurrent nature of their activities makes it likely that errors related to the order in which activities are interleaved will go undetected during testing. As a result, verification using static analysis seems necessary to increase confidence in the correctness of these systems. In this paper, we describe our experiences applying LTSA to the analysis of software processes written in Little-JIL. A key aspect to the approach taken in this analysis is that the model that is analyzed consists of a reusable portion that defines language semantics and a process-specific portion that uses parameterization and composition of pieces of the reusable portion to capture the semantics of a Little-JIL process. While the reusable portion was constructed by hand, the parameterization and composition required to model a process is automated. Furthermore, the reusable portion of the model encodes the state machines used in the implementation of the Little-JIL interpreter. As a result, analysis is based not just on the intended semantics of the Little-JIL constructs but on their actual execution semantics. This paper describes how Little-JIL processes are translated into models and reports on analysis results, which have uncovered seven errors in the Little-JIL interpreter that were previously unknown as well as an error in a software process that had previously been analyzed with a different approach without finding the error.
Starting Page	274
Ending Page	284
Page Count	11
File Format	PDF
ISBN	1581138202
DOI	10.1145/1007512.1007549
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-07-11
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Ltsa Finite state machine Smc Work flow Software process Little-jil
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in