NDLI: Partitioned Bit-Packed Vectors for In-Memory-Column-Stores

Please wait, while we are loading the content...

Write Amplification: An Analysis of In-Memory Database Durability Techniques

Partitioned Bit-Packed Vectors for In-Memory-Column-Stores

Gaussian Mixture Models Use-Case: In-Memory Analysis with Myria

NVC-Hashmap: A Persistent and Concurrent Hashmap For Non-Volatile Memories

Selection on Modern CPUs

Cost-based Memory Partitioning and Management in Memcached

Hyrise-R: Scale-out and Hot-Standby through Lazy Master Replication for Enterprise Applications

Query Optimization Time: The New Bottleneck in Real-time Analytics

Partitioned Bit-Packed Vectors for In-Memory-Column-Stores

Content Provider	ACM Digital Library
Author	Schwalb, David Faust, Martin Flemming, Pedro Plattner, Hasso
Abstract	In recent database development, in-memory databases have grown more and more in popularity. The hardware development of the past years has made it possible to keep even larger data sets entirely in main memory of one or a few machines. However, most applications on in-memory databases are memory-latency-bound rather than compute-bound. Combining strong compression techniques and efficient data structures is essential to fully utilize the hardware capabilities. A common data structure for efficient storing is the bit-packed vector. The bit-packed vector uses a fixed encoding length, which cannot be changed after initialization. Therefore it requires full re-initialization, when the encoding-length changes. In this paper we propose a new data structure, the partitioned bit-packed vector. Therein the encoding length of the stored elements may increase dynamically, while still providing comparable single-value access performance. This paper outlines the access to this data structure and evaluates its performance characteristics. The results suggest that the partitioned bitvector has the capabilities to improve the performance of existing in-memory column-stores for typical enterprise workloads.
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISBN	9781450337137
DOI	10.1145/2803140.2803142
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-08-31
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in