NDLI: Synthesis of topological quantum circuits

Please wait, while we are loading the content...

Ambipolar circuits for analog, mixed-signal, and radio-frequency applications

Gate-level modeling for CMOS circuit simulation with ultimate FinFETs

Process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors

Crossbar architecture based on 2R complementary resistive switching memory cell

Statistical reliability analysis of NBTI impact on FinFET SRAMs and mitigation technique using independent-gate devices

Emitter-coupled spin-transistor logic

Stigmergic search with single electron tunneling technology based memory enhanced hubs

Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches

Ambipolar double gate CNTFETs based reconfigurable logic cells

Design exploration of ultra-low power non-volatile memory based on topological insulator

Ambipolar independent double gate FET logic

A Monte Carlo analysis of a write method used in passive nanoelectronic crossbars

A Markovian, variation-aware circuit-level aging model

Room temperature double gate single electron transistor based standard cell library

Synthesis of topological quantum circuits

Ultra low energy analog image processing using spin based neurons

Low-power design technique with ambipolar double gate devices

A conventional design for CLB implementation of a FPGA in quantum-dot cellular automata (QCA)

Ternary volatile random access memory based on heterogeneous graphene-CMOS fabric

RRAM-based FPGA for "normally off, instantly on" applications

Zero-performance-overhead online fault detection and diagnosis in 3D stacked integrated circuits

Cell design and comparative evaluation of a novel 1T memristor-based memory

Spintronic threshold logic array (STLA) - a compact, low leakage, non-volatile gate array architecture

RRAM-based adaptive neural logic block for implementing non-linearly separable functions in a single layer

Introducing OVP awareness to achieve an efficient permanent defect locating

Macromodeling a phase change memory (PCM) cell by HSPICE

Design and reliability analysis of multiple valued logic gates using carbon nanotube FETs

ToPoliNano: nanoarchitectures design made real

Spin wave nanofabric update

Memristor-based reservoir computing

Irreversibility induced density limits and logical reversiblity in nanocircuits

A novel write-scheme for data integrity in memristor-based crossbar memories

Synthesis of topological quantum circuits

Content Provider	ACM Digital Library
Author	Nemoto, Kae Paler, Alexandru Devitt, Simon Polian, Ilia
Abstract	Topological quantum computing has recently proven itself to be a very powerful model when considering large-scale, fully error corrected quantum architectures. In addition to its robust nature under hardware errors, it is a software driven method of error corrected computation, with the hardware responsible for only creating a generic quantum resource (the topological lattice). Computation in this scheme is achieved by the geometric manipulation of holes (defects) within the lattice. Interactions between logical qubits (quantum gate operations) are implemented by using particular arrangements of the defects, such as braids and junctions. We demonstrate that junction-based topological quantum gates allow highly regular and structured implementation of large CNOT (controlled-not) gate networks, which ultimately form the basis of the error corrected primitives that must be used for an error corrected algorithm. We present a number of heuristics to optimise the area of the resulting structures and therefore the number of the required hardware resources.
Starting Page	181
Ending Page	187
Page Count	7
File Format	PDF
ISBN	9781450316712
DOI	10.1145/2765491.2765524
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-07-04
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis of Topological Quantum Circuits

Synthesis of topological quantum circuits

Synthesis of Topological Quantum Circuits

Synthesis of Arbitrary Quantum Circuits to Topological Assembly

Synthesis of Arbitrary Quantum Circuits to Topological Assembly

Hierarchical synthesis of quantum and reversible architectures

Synthesis of Arbitrary Quantum Circuits to Topological Assembly: Systematic, Online and Compact

Automatic synthesis of composable sequential quantum Boolean circuits

Synthesis of quantum logic circuits

Synthesis of topological quantum circuits

Similar Documents

Synthesis of Topological Quantum Circuits

Synthesis of topological quantum circuits

Synthesis of Topological Quantum Circuits

Synthesis of Arbitrary Quantum Circuits to Topological Assembly

Synthesis of Arbitrary Quantum Circuits to Topological Assembly

Hierarchical synthesis of quantum and reversible architectures

Synthesis of Arbitrary Quantum Circuits to Topological Assembly: Systematic, Online and Compact

Automatic synthesis of composable sequential quantum Boolean circuits

Synthesis of quantum logic circuits

Synthesis of topological quantum circuits