NDLI: A low-cost mixed-mode parallel processor architecture for embedded systems

Please wait, while we are loading the content...

Scalability of the Nutch search engine

Proactive fault tolerance for HPC with Xen virtualization

Locality of sampling and diversity in parallel system workloads

An operation stacking framework for large ensemble computations

Tradeoff between data-, instruction-, and thread-level parallelism in stream processors

Automatic nonblocking communication for partitioned global address space programs

Compression in cache design

Active memory operations

Sensitivity analysis for automatic parallelization on multi-cores

Current trends in computer architectures: multi-cores, many-cores and special-cores

Scalability analysis of SPMD codes using expectations

Optimization and bottleneck analysis of network block I/O in commodity storage systems

Executing irregular scientific applications on stream architectures

An L2-miss-driven early register deallocation for SMT processors

A study of process arrival patterns for MPI collective operations

Performance driven data cache prefetching in a dynamic software optimization system

Cooperative cache partitioning for chip multiprocessors

Adaptive performance control for distributed scientific coupled models

Harnessing massive parallelism in the era of parallelism for the masses

GridRod: a dynamic runtime scheduler for grid workflows

Characteristics of workloads used in high performance and technical computing

A symmetric transformation for 3-body potential molecular dynamics using force-decomposition in a heterogeneous distributed environment

Sequencer virtualization

High performance MPI design using unreliable datagram for ultra-scale InfiniBand clusters

Optimization of data prefetch helper threads with path-expression based statistical modeling

A low-cost mixed-mode parallel processor architecture for embedded systems

Adaptive Strassen's matrix multiplication

Representation-transparent matrix algorithms with scalable performance

Increasing cache capacity through word filtering

Scheduling FFT computation on SMP and multicore systems

A low-cost mixed-mode parallel processor architecture for embedded systems

Content Provider	ACM Digital Library
Author	Kyo, Shorin Koga, Takuya Hanno, Lieske Nomoto, Shouhei Okazaki, Shin'ichiro
Abstract	A scalable SIMD/MIMD mixed-mode parallel processor architecture called XC core is proposed to meet the high and diverse performance requirements of embedded multimedia applications. XC core supports both the SIMD and MIMD computing models at low hardware cost by dynamically reconfiguring itself into datapath circuits or control circuits, i.e., trading off between performance and flexibility. A control processor is used to broadcast instructions to a whole SIMD PE (Processing Element) array or to a part of it while assigning a separate program to each PU (Processing Unit), that is mainly composed of the hardware resources of several PEs. RTL synthesis results show that area overhead for reconfiguration is merely 10% of the total area. Benchmark results show that the SIMD mode is effectively achieving high performance towards the regular and massive data parallelism portions of applications, while the MIMD mode enables acceleration of the remaining part of applications whose implementation using a pure highly parallel SIMD architecture would otherwise be impossible. The results show that the XC core design is competitive against more complex processors, with respect to both its cost efficiency as a highly parallel SIMD processor and its flexibility as a multicore MIMD processor, against a wide range of applications.
Starting Page	253
Ending Page	262
Page Count	10
File Format	PDF
ISBN	9781595937681
DOI	10.1145/1274971.1275006
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-06-17
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Tile architectures Embedded systems Multimedia processing Mimd Mixed-mode Simd Parallel architectures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new concept of a mono-dimensional simd/mimd parallel architecture based in a content addressable memory.

Rapid prototype of a hardware emulator for a SIMD processor array

A dynamic SIMD/MIMD mode switching processor for embedded real-time image recognition systems

Simulation of SIMD and MIMD shared memory architectures on Unix-based systems

A high-performance and energy-efficient FFT implementation on super parallel processor (MX) for mobile multimedia applications

A versatile computation module for adaptable multimedia processors.

The vega moderat parallel mimd, moderately parallel si h performance array signal processing.

SIMD/MIMD Dynamically-Reconfigurable Architecture for High-Performance Embedded Vision Systems

A new concept of a mono-dimensional SIMD/MIMD parallel architecture based in a content addressable memory

A low-cost mixed-mode parallel processor architecture for embedded systems

Similar Documents

A new concept of a mono-dimensional simd/mimd parallel architecture based in a content addressable memory.

Rapid prototype of a hardware emulator for a SIMD processor array

A dynamic SIMD/MIMD mode switching processor for embedded real-time image recognition systems

Simulation of SIMD and MIMD shared memory architectures on Unix-based systems

A high-performance and energy-efficient FFT implementation on super parallel processor (MX) for mobile multimedia applications

A versatile computation module for adaptable multimedia processors.

The vega moderat parallel mimd, moderately parallel si h performance array signal processing.

SIMD/MIMD Dynamically-Reconfigurable Architecture for High-Performance Embedded Vision Systems

A new concept of a mono-dimensional SIMD/MIMD parallel architecture based in a content addressable memory

A low-cost mixed-mode parallel processor architecture for embedded systems