NDLI: Selecting Software Phase Markers with Code Structure Analysis

Please wait, while we are loading the content...

International Symposium on Code Generation and Optimization - Title Page

International Symposium on Code Generation and Optimization - Copyright

Message from the General Co-Chairs

Message from the Program Chair

Corporate Sponsors

A Cross-Architectural Interface for Code Cache Manipulation

Thread-Shared Software Code Caches

Tailoring Graph-coloring Register Allocation For Runtime Compilation

A Self-Repairing Prefetcher in an Event-Driven Dynamic Optimization Framework

Java JNI Bridge: A Framework for Mixed Native ISA Execution

Space-Efficient 64-bit Java Objects through Selective Typed Virtual Addressing

Experiences with Multi-threading and Dynamic Class Loading in a Java Just-In-Time Compiler

Dynamic Class Hierarchy Mutation

Online Phase Detection Algorithms

Region Monitoring for Local Phase Detection in Dynamic Optimization Systems

Selecting Software Phase Markers with Code Structure Analysis

Profiling over Adaptive Ranges

2D-Profiling: Detecting Input-Dependent Branches with a Single Input Data Set

Constructing Virtual Architectures on a Tiled Processor

Compiling for EDGE Architectures

Data and Computation Transformations for Brook Streaming Applications on Multiprocessors

Compiler-directed Data Partitioning for Multicluster Processors

Inline Analysis: Beyond Selection Heuristics

Practical Structure Layout Optimization and Advice

Post Register Allocation Spill Code Optimization

A Compiler-Guided Approach for Reducing Disk Power Consumption by Exploiting Disk Access Locality

Optimizing Dynamic Binary Translation for SIMD Instructions

Multi-platform Auto-vectorization

Using Machine Learning to Focus Iterative Optimization

Exhaustive Optimization Phase Order Space Exploration

Fast and Effective Orchestration of Compiler Optimizations for Automatic Performance Tuning

Software-Based Transparent and Comprehensive Control-Flow Error Detection

Compiler Optimizations to Reduce Security Overhead

BIRD: Binary Interpretation using Runtime Disassembly

International Symposium on Code Generation and Optimization - Front Cover

Selecting Software Phase Markers with Code Structure Analysis

Content Provider	ACM Digital Library
Author	Calder, Brad Perelman, Erez Lau, Jeremy
Abstract	Most programs are repetitive, where similar behavior can be seen at different execution times. Algorithms have been proposed that automatically group similar portions of a program's execution into phases, where samples of execution in the same phase have homogeneous behavior and similar resource requirements. In this paper, we present an automated profiling approach to identify code locations whose executions correlate with phase changes. These "software phase markers" can be used to easily detect phase changes across different inputs to a program without hardware support. Our approach builds a combined hierarchical procedure call and loop graph to represent a program's execution, where each edge also tracks the max, average, and standard deviation in hierarchical execution variability on paths from that edge. We search this annotated call-loop graph for instructions in the binary that accurately identify the start of unique stable behaviors across different inputs. We show that our phase markers can be used to accurately partition execution into units of repeating homogeneous behavior by counting execution cycles and data cache hits. We also compare the use of our software markers to prior work on guiding data cache reconfiguration using datareuse markers. Finally, we show that the phase markers can be used to partition the program's execution at code transitions to pick accurately simulation points for SimPoint. When simulation points are defined in terms of phase markers, they can potentially be re-used across inputs, compiler optimizations, and different instruction set architectures for the same source code.
Starting Page	135
Ending Page	146
Page Count	12
File Format	PDF
ISBN	0769524990
DOI	10.1109/CGO.2006.32
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-03-26
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in