NDLI: Instruction set extensions for dynamic time warping

Please wait, while we are loading the content...

Reducing inter-core cache contention with an adaptive bank mapping policy in DRAM cache

A reconfigurable real-time SDRAM controller for mixed time-criticality systems

A DRAM-flash index for native flash file systems

WHISK: an uncore architecture for dynamic information flow tracking in heterogeneous embedded SoCs

Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters

Embedded supercomputing in FPGAs with the VectorBlox MXP matrix processor

DHeating: dispersed heating repair for self-healing NAND flash memory

Learning the optimal operating point for many-core systems with extended range voltage/frequency scaling

Online OLED dynamic voltage scaling for video streaming applications on mobile devices

pvFPGA: accessing an FPGA-based hardware accelerator in a paravirtualized environment

CMSM: an efficient and effective code management for software managed multicores

On the automatic generation of GPU-oriented software applications from RTL IPs

Run-time adaption for highly-complex multi-core systems

Bound-oriented parallel pruning approaches for efficient resource constrained scheduling of high-level synthesis

Improving polyhedral code generation for high-level synthesis

System level synthesis of hardware for DSP applications using pre-characterized function implementations

A cyber-physical system approach to artificial pancreas design

Instruction set extensions for dynamic time warping

Scalable NoC-based architecture of neural coding for new efficient associative memories

Design space exploration and parameter tuning for neuromorphic applications

Hardware neural network accelerators

Embedded neuromorphic vision systems

Bio-inspired ultra lower-power neuromorphic computing engine for embedded systems

IVaM: implicit variant modeling and management for automotive embedded systems

Improved formal worst-case timing analysis of weighted round robin scheduling for ethernet

Dimensioning and configuration of EES systems for electric vehicles with boundary-conditioned adaptive scalarization

VarEMU: an emulation testbed for variability-aware software

Automatic generation of compact formal properties for effective error detection

Automatic refinement of requirements for verification throughout the SoC design flow

ARGO: aging-aware GPGPU register file allocation

An energy and deadline aware resource provisioning, scheduling and optimization framework for cloud systems

Designing a residential hybrid electrical energy storage system based on the energy buffering strategy

Panappticon: event-based tracing to measure mobile application and platform performance

Multi-mode monitoring for mixed-criticality real-time systems

A variability-aware OpenMP environment for efficient execution of accuracy-configurable computation on shared-FPU processor clusters

Automated, retargetable back-annotation for host compiled performance and power modeling

Instruction set extensions for dynamic time warping

Content Provider	ACM Digital Library
Author	Tarango, Joseph Brisk, Philip Keogh, Eamonn
Abstract	Processor specialization through application-specific instruction set customization can significantly improve performance while reducing energy. Due to the costs associated with semiconductor fabrication, specialized processors are only viable for products with high production volumes. The emergence of low-cost sensor-based computing products in recent years has created an urgent need to process time-series data with the utmost efficiency. Although most sensor data is fixed-point, the normalization process---an absolute necessity for highly accurate similarity search of time-series data---converts the data to floating-point in order to avoid a loss in precision. The sensors that collect time-series data are typically connected to low-power microcontrollers or RISC processors sans floating point units. The computational requirements of real-time similarity search would overwhelm such processors. To address this concern, we introduce a specialized instruction set for time-series data mining applications to a 32-bit embedded processor, yielding a 4.87x performance improvement and a 78% reduction in energy consumption compared to a highly optimized software implementation.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781479914173
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-09-29
Access Restriction	Subscribed
Subject Keyword	Dynamic time warping (dtw) Instruction set extension (ise) Time-series Similarity search
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Instruction set extensions for Dynamic Time Warping

Accelerating the dynamic time warping distance measure using logarithmetic arithmetic

Accelerating subsequence similarity search based on dynamic time warping distance with FPGA

Which DTW Method Applied to Marine Univariate Time Series Imputation

Similarity search for time series based on efficient warping measure

Fast and exact warping of time series using adaptive segmental approximations (2005)

Which DTW Method Applied to Marine Univariate Time Series Imputation

Fast and exact warping of time series using adaptive segmental approximations (2005)

Learning optimal warping window size of DTW for time series classification

Instruction set extensions for dynamic time warping

Similar Documents

Instruction set extensions for Dynamic Time Warping

Accelerating the dynamic time warping distance measure using logarithmetic arithmetic

Accelerating subsequence similarity search based on dynamic time warping distance with FPGA

Which DTW Method Applied to Marine Univariate Time Series Imputation

Similarity search for time series based on efficient warping measure

Fast and exact warping of time series using adaptive segmental approximations (2005)

Which DTW Method Applied to Marine Univariate Time Series Imputation

Fast and exact warping of time series using adaptive segmental approximations (2005)

Learning optimal warping window size of DTW for time series classification

Instruction set extensions for dynamic time warping