NDLI: High speed, high-current word-matrix using charge-storage diodes for rail selection

Please wait, while we are loading the content...

WRITEACOURSE: an educational programming language

Associative processing for general purpose computers through the use of modified memories

Automatic checkout of a large hybrid computer system

Demand paging in perspective

A computer system for automation of a laboratory

Some conclusions on the use of adaptive linear decision functions

The dynamic behavior of programs

Holographic read-only memories accessed by light-emitting diodes

An adaptive sampling system for hybrid computation

Computer experiments in the global circulation of the earth's atmosphere

Computer animation and the fourth dimension

Design highlights of CABAL: a compiler-compiler

New horizons for magnetic bulk storage devices

Simulation design of a multiprocessing system

Hardware design reflecting software requirements

Real time systems and public information

Computer design automation: what now and what next?

A table driven complier for use with automatic test equipment

Addressing patterns and memory handling algorithms

Hybrid diagnostic techniques

Program behavior in a paging environment

Real time time sharing, the desirability and economics

Experiments in the recognition of hand-printed text, part I: character recognition

Resource allocation with interlock detection in a multi-task system

Semiconductor memory circuits and technology

A new solid state electronic iterative differential analyzer making maximum use of integrated circuits

A computational proplem encountered in a study of the earth's normal modes

Computer displays in the teaching of physics

Checkout test language: an interpretive language designed for aerospace checkout tasks

Laser recording unit for high density permanent digital data storage

A simulation study of resource management in a time-sharing system

What was promised---what we have---and what is being promised in character recognition

National and international information networks in science and technology

Functional design and evaluation

On the basis for ELF: an extensible language facility

Design of a 100-nanosecond read-cycle NDRO plated-wire memory

JANUS: a flexible approach to realtime timesharing

A modular analog digital input output system (ADIOS) for on-line computers

Experiments in the recognition of hand-printed text, part II: context analysis

A dual processor checkout system

2-1/2D core search memory

A general method for programming synchronous logic in analog computation

Art, computers and mathematics

An efficient system for user extendible languages

A random access terabit magnetic memory

Performance of a simulated multiprogramming system

High-speed logic and memory: past, present and future

Real time computer communications and the public interest

The logic-to-hardware interface area of design automation

High speed, high-current word-matrix using charge-storage diodes for rail selection

A parallel process definition and control system

A standardized data highway for on-line computer applications

The design of an OCR system for reading hand written numerals

An operating system for a central real-time data-processing computer

Design of a small multiturn magnetic thin film memory

CAMP: computer assisted movie production

Program composition and editing with an on-line display

Dynamic recovery techniques guarantee system reliability

Toward education in real time

Hardware implementation

Use of computers in a molecular biology laboratory

What good is a baby?

A public philosophy for real time information systems

Hardware fault detection

A small computer as an on line multi-parameter analyser for a neutron spectrometer

A computer animation movie language for educational motion pictures

Applications of digital computers to the long term measurement of blood pressure and the management of patients in intensive care situations

High speed, high-current word-matrix using charge-storage diodes for rail selection

Content Provider	ACM Digital Library
Author	Carmody, P. Waaben, S.
Abstract	Diode matrices used to select the path of an unidirectional or bidirectional matrix current are well known. Conventional matrices use a low storage diode cross-point for unidirectional current and a charge-storage diode crosspoint for bidirectional current. For typical magnetic memory cells the required currents approach 1 ampere. Also, for magnetic thin film memories the required word current duty cycle is small, typically 30 ns out of a store cycle time of several hundred nanoseconds. To conduct such currents, the required silicon area for a diode is almost one order of magnitude less than that required for a transistor. Since the cost of a semiconductor device is strongly dependent on the silicon area used, diode matrices are therefore commonly used for the economical selective drive of magnetic memory stacks. For many memory system configurations, because of the significant cost of high current transistor matrix selection switches, the cost per word line of matrix rail selection is comparable to that of the individual word selection diode. Large matrices are therefore commonly employed to share the switch cost among many matrix crosspoints. The penalty is more stray impedance and system noise as well as difficulty of reliable assembly of large arrays. It will be shown how this rail selection switch function can be implemented advantageously by a circuit combination of a low cost, high-current charge-storage diode and an inexpensive 100--200 mA current transistor. No transformers are needed. Furthermore, the usual number of rail selection transistors can typically be halved by a tandem diode matrix arrangement.
Starting Page	981
Ending Page	986
Page Count	6
File Format	PDF
DOI	10.1145/1476706.1476715
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1968-12-09
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in