NDLI: On coupling many small systems for transaction processing

Please wait, while we are loading the content...

A model and an architecture for a relational knowledge base

Implementation and evaluation of a list-processing-oriented data flow machine

A new string search hardware architecture for VLSI

Parallel algorithms and architectures for rule-based systems

Concert: design of a multiprocessor development system

Memory requirements for balanced computer architectures

Graph allocation in static dataflow systems

Software implementation of a recursive fault tolerance algorithm on a network of computers

Microprogrammable processor for object-oriented architecture

An instruction fetch unit for a graph reduction machine

Fast object-oriented procedure calls: lessons from the Intel 432

On coupling many small systems for transaction processing

Performance measurement of paging behavior in multiprogramming systems

Experimenting with EPILOG: some results and preliminary conclusions

ATUM: a new technique for capturing address traces using microcode

A unification processor based on a uniformly structured cellular hardware

The architecture and preliminary evaluation results of the experimental parallel inference machine PIM-D

An efficient routing control for the SIGMA network $Σ^{(4)}$

REYSM, a high performance, low power multi-processor bus

The extra stage gamma network

Evaluation of the FACOM ALPHA Lisp machine

An architecture for efficient Lisp list access

A functional level simulation engine of MAN-YO: a special purpose parallel machine for logic design automation

Exploiting parallelism in a switch-level simulation machine

A hardware accelerator for speech recognition algorithms

Evaluation of a prototype data flow processor of the SIGMA-1 for scientific computations

Stored data structures on the Manchester dataflow machine

A scalable dataflow structure store

$AT^{2}$ = O(N $log^{4}$ N), T = O(log N) fast Fourier transform in a light connected 3-dimensional VLSI

Modular architecture for high performance implementation of FFT algorithm

Computing size-independent matrix problems on systolic array processors

A computer with low-level parallelism QA-2: its applications to 3-D graphics and Prolog/Lisp machines

VLSI oriented asynchronous architecture

HPSm, a high performance restricted data flow architecture having minimal functionality

On design of rotary array communication and wavefront-driven algorithms for solving large-scale band-limited matrix equations

A computer architecture for dynamic finite element analysis

Performance evaluation of vector accesses in parallel memories using a skewed storage scheme

Pseudo MIMD array processor—AAP2

Scan line array processors for image computation

Warp architecture and implementation

An in-cache address translation mechanism

Software-controlled caches in the VMP multiprocessor

On the use of registers vs. cache to minimize memory traffic

Highly concurrent scalar processing

Reducing the cost of branches

Optimal pipelining in supercomputers

A class of compatible cache consistency protocols and their support by the IEEE futurebus

Multiprocessor cache synchronization: issues, innovations, evolution

Memory access buffering in multiprocessors

Evaluation of the SPUR Lisp architecture

On coupling many small systems for transaction processing

Content Provider	ACM Digital Library
Author	Dias, D. M. Iyer, B. R. Yu, P. S.
Abstract	The prospect of coupling a large number of small inexpensive microprocessor based systems to deliver the performance of a large transaction processing system at lower cost has not been realized, to date. Inter-system interference, multi-system coupling protocol overhead and the increased processing time for smaller systems can cause considerable degradation. A methodology is developed to determine the number of processors needed to satisfy transaction throughput and response time requirements for processors of different MIPS (sizes). The minimum MIPS per processor required to satisfy response time, throughput and utilization constraints in a transaction processing complex of N coupled systems is also determined, by using an approximate analytical model driven by measured workload parameters. Despite large assumed cost advantages on a per MIPS basis we find that small systems do not match up to the cost/performance of some larger systems. Besides multi-system's coupling degradation, there is a small system effect. Because of the increased transaction execution time in smaller systems, transaction hold on to resources longer, thereby causing increased inter-system interference. Our cost criterion indicates that there is an optimum processor size below which total system costs would increase appreciably. Ways to reduce the inter-system interference and coupling protocol overheads are investigated and shown to shift this optimum.
Starting Page	104
Ending Page	110
Page Count	7
File Format	PDF
ISBN	081860719X
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1986-06-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in