NDLI: Optimistic simulation of parallel architectures using program executables

Please wait, while we are loading the content...

Experiments in automated load balancing

Background execution of time warp programs

The dynamic load balancing of clustered time warp for logic simulation

Conservative parallel simulation of ATM networks

Massively parallel simulations of ATM systems

Parallel simulation of a high-speed wormhole routing network

Time management in the DoD high level architecture

Transparent incremental state saving in time warp parallel discrete event simulation

Automatic incremental state saving

Reducing synchronization overhead in parallel simulation

Concurrency preserving partitioning (CPP) for parallel logic simulation

Hierarchical strategy of model partitioning for VLSI-design using an improved mixture of experts approach

The APOSTLE simulation language: granularity control and performance data

Conservative circuit simulation on shared-memory multiprocessors

Actor based parallel VHDL simulation using time warp

Optimistic simulation of parallel architectures using program executables

Design of high level modelling / high performance simulation environments

Queueing models and stability of message flows in distributed simulators of open queueing networks

Discrete-event simulation and the event horizon part 2: event list management

A performance evaluation methodology for parallel simulation protocols

Estimating the cost of throttled execution in time warp

Parallel simulation of billiard balls using shared variables

Improving conservative VHDL simulation performance by reduction of feedback

On extending more parallelism to serial simulators

Optimistic simulation of parallel architectures using program executables

Content Provider	ACM Digital Library
Author	Chandrasekaran, Sashikanth Hill, Mark D.
Abstract	A key tool of computer architects is computer simulation at the level of detail that can execute program executables. The time and memory requirements of such simulations can be enormous, especially when the machine under design-the target-is a parallel machine. Thus, it is attractive to use parallel simulation, as successfully demonstrated by the Wisconsin Wind Tunnel (WWT). WWT uses a conservative simulation algorithm and eschews network simulation to make lookahead adequate. Nevertheless, we find most of WWT's slowdown to be due to the synchronization overhead in the conservative simulation algorithm. This paper examines the use of optimistic algorithms to perform parallel simulations of parallel machines. We first show that we can make optimistic algorithms work correctly even with WWT's direct execution of program executables. We checkpoint processor registers (integer, floating-point, and condition codes) and use executable editing to log the value of memory words just before they are overwritten by stores. Second, we consider the performance of two optimistic algorithms. The first executes programs optimistically, but performs protocol events (e.g., sending messages) conservatively. The second executes everything optimistically and is similar to Time Warp with lazy message cancellation. Unfortunately, both approaches make parallel simulation performance worse for the default WWT assumptions. We conclude by speculating on the performance of optimistic simulation when simulating (1) target network details, and (2) on hosts with high message latencies and no synchronization hardware.
Starting Page	143
Ending Page	150
Page Count	8
File Format	PDF
ISBN	081867539X
DOI	10.1145/238788.238838
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1996-07-01
Access Restriction	Subscribed
Subject Keyword	Optimistic simulation parallel machines state saving direct execution
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in