NDLI: Parallelization and performance evaluation of circuit simulation on a shared-memory multiprocessor

Please wait, while we are loading the content...

Page table management in local/remote architectures

Measurements and prediction of contention in multiprocessor operating systems with scientific application workloads

Optimul: An optional interconnect for multiprocessor systems

Optical link and processor clustering in the delft parallel processor

A robust parallel solver for block tridiagonal systems

Percola: a special purpose programmable 64-bit floating-point processor

Multiple-transform pipelines for image coding

System architecture of parallel processing system -Harry-

DVPP: a VLSI dynamic-graph ensemble machine

BVE: a wafer-scale engine for differential equation computation

From mathematical specifications to parallel programs on a message-based system

Interactive program improvement via EAVE: an expert adviser for vectorization

Parasight: a high-level debugger/profiler architecture for shared-memory multiprocessor

Principles of runtime support for parallel processors

An integrated environment for development and execution of real-time programs

The “Bussing Freeway” a technological breakthrough

The gould NP1 system interconnecting

Cluster oriented architecture for the mapping of parallel processor networks to high performance applications

Micro-analysis of the titans's operating pipe

High-speed processing schemes for summation type and iteration type vector instructions on Hitachi supercomputer S-820 system

A framework for determining useful parallelism

Partitioning programs for parallel execution

Requirements for optimal execution of oops with tests

On the problem of optimizing data transfers for complex memory systems

Parallelization and performance evaluation of circuit simulation on a shared-memory multiprocessor

Three-dimensional numerical simulations of the czochralski bulk flow on a CRAY X-MP multiprocessor architecture

Tests on parallel machines of a domain decomposition method for a composite three-dimensional structural analysis problem

Block-iterative finite element computations for incompressible flow problems

Performance evaluation for an ocean general circulation model: vectorization andmultitasking

Performance study of a clustered shared-memory multiprocessor

Performance of a shared memory system for vector multiprocessors

A two-tier memory architecture for high-performance multiprocessor systems

A cache coherence approach for large multiprocessor systems

Hierarchical registers for scientific computers

A high-speed message-driven communication architecture

Performance evaluation of a formally supercomputer-based Monte Carlo program on a T800 transputer network

A parallel spline collocation-capacitance method for elliptic partial differential equations

Pipelined data parallel algorithms—concept and modeling

Introducing symbolic problem solving techniques in the dependence testing phases of a vectorizer

The importance of direct dependences for automatic parallelization

Dependence of multi-dimensional array references

Array expansion

Code scheduling and register allocation in large basic blocks

Optimization of horizontal microcode generation for loop structures

Optimizing horizontal microprograms for vectorial loops with timed petri nets

Parallel and vector conjugate gradient-like algorithms for sparse nonsymmetric linear systems

Boundary integral domain decomposition of hierarchical memory multiprocessors

A benchmark package for sparse matrix computations

An evaluation of Cray X-MP performance on vectorizable Livermore FORTRAN kernels

Performance evaluation of static and dynamic memory systems on the Cray-2

Future high performance computers

Parcel: project for the automatic restructuring and concurrent evaluation of LISP

Vectorization techniques for prolog

A hybrid scheme for detecting AND-parallelism in prolog programs

Lazy evaluation and the logic variable

An approach to synchronization for parallel computing

Generating sequential code from parallel code

Impact of self-scheduling order on performance on multiprocessor systems

Using silicon and gallium arsenide technologies for new supercomputer design

Towards a large number of pipeline processors in a tightly coupled multiprocessor using no cache

A simple solution to Lamport's concurrent programming problem with linear wait

Synchronization using counting semaphores

Givens elimination on systolic arrays

The connection machines CM-1 and CM-2: solving nonlinear network problems

Ray tracing on a connection machine

Warp experience: we can map computations onto a parallel computer efficiently

Arnoldi-Tchebychev for large scale matrices and its vectorization

Parallelization and performance evaluation of circuit simulation on a shared-memory multiprocessor

Content Provider	ACM Digital Library
Author	Visvanathan, V. Sadayappan, P.
Abstract	Circuit simulation is a widely used but computationally demanding tool for VLSI design. In this paper, the considerations in achieving performance improvement through parallelization on a shared-memory multiprocessor are addressed. The two main components that comprise the computational bulk of circuit simulation, namely, matrix assembly and sparse matrix solution, raise very different issues in their parallelization. Parallelizing matrix assembly involves using a sequence of lock-synchronized parallel loops. A theoretical prediction of the performance of such loops is developed and this prediction is then compared to actual performance on a variety of circuits. Two approaches to parallel sparse matrix solution are contrasted: 1) an efficient implementation of an earlier proposed fine-grained model that captures parallelism at the elemental-operation level, and 2) a newly proposed medium-grained scheme that represents the computation at the row-operation level. A performance-evaluation framework is developed to interpret measured speedup in terms of various relevant factors. While the fine-grained approach achieves somewhat better load-balancing and also slightly lower scheduling overheads due to judicious task-clustering, the medium-grained approach is shown to be consistently superior for large circuit matrices due to lower operand access costs and better vectorization potential. The techniques developed have been incorporated into a prototype parallel implementation of the production circuit simulator ADVICE on the Alliant FX/8 multiprocessor.
Starting Page	254
Ending Page	265
Page Count	12
File Format	PDF
ISBN	0897912721
DOI	10.1145/55364.55389
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1988-06-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in