NDLI: Towards an efficient switch architecture for high-radix switches

Please wait, while we are loading the content...

A proposed architecture for the GENI backbone platform

Packet classification using coarse-grained tuple spaces

Efficient memory utilization on network processors for deep packet inspection

An effective network processor design framework: using multi-objective evolutionary algorithms and object oriented techniques to optimise the intel IXP1200 network processor

Sequence-preserving adaptive load balancers

Scalable network-based buffer overflow attack detection

Towards an efficient switch architecture for high-radix switches

CAMP: fast and efficient IP lookup architecture

Advanced algorithms for fast and scalable deep packet inspection

A methodology for evaluating runtime support in network processors

Localized asynchronous packet scheduling for buffered crossbar switches

WormTerminator: an effective containment of unknown and polymorphic fast spreading worms

A practical fast parallel routing architecture for Clos networks

Fast packet classification using bloom filters

Fast and memory-efficient regular expression matching for deep packet inspection

High-throughput sketch update on a low-power stream processor

Packet pre-filtering for network intrusion detection

Design of a web switch in a reconfigurable platform

Symerton--using virtualization to accelerate packet processing

Towards an efficient switch architecture for high-radix switches

Content Provider	ACM Digital Library
Author	Duato, J. Flich, J. López, P. Lysne, O. Mora, G. Baydal, E.
Abstract	The interconnection network plays a key role in the overall performance achieved by high performance computing systems, also contributing an increasing fraction of its cost and power consumption. Current trends in interconnection network technology suggest that high-radix switches will be preferred as networks will become smaller (in terms of switch count) with the associated savings in packet latency, cost, and power consumption. Unfortunately, current switch architectures have scalability problems that prevent them from being effective when implemented with a high number of ports.In this paper, an efficient and cost-effective architecture for high-radix switches is proposed. The architecture, referred to as Partitioned Crossbar Input Queued (PCIQ), relies on three key components: a partitioned crossbar organization that allows the use of simple arbiters and crossbars, a packet based arbiter, and a mechanism to eliminate the switch-level HOL blocking.Under uniform traffic, maximum switch efficiency is achieved. Furthermore, switch-level HOL blocking is completely eliminated under hot-spot traffic, again delivering maximum throughput. Additionally, PCIQ inherently implements an efficient congestion management technique that eliminates all the network-wide HOL blocking. On the contrary, the previously proposed architectures either show poor performance or they require significantly higher costs than PCIQ (in both components and complexity).
Starting Page	11
Ending Page	20
Page Count	10
File Format	PDF
ISBN	1595935800
DOI	10.1145/1185347.1185350
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-12-03
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Arbiter efficiency Switch organization Partitioned crossbar
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in