NDLI: Eliminating false loops caused by sharing in control path

Please wait, while we are loading the content...

Message from the Program Chair

Conference Committee

Technical Program Committee

Reviewers

System-Level Synthesis of Application Specific Systems using A* Search and Generalized Force-Directed Heuristics

Toward a Practical Methodology for Completely Characterizing the Optimal Design Space

Grammar-based Hardware Synthesis of Data Communication Protocols

ADOPT: Efficient Hardware Address Generation in Distributed Memory Architectures

Breakpoints and Breakpoint Detection in Source Level Emulation

Layout-driven RTL binding techniques for high-level synthesis

Eliminating false loops caused by sharing in control path

An Efficient ILP-Based Scheduling Algorithm for Control-Dominated VHDL Descriptions

A Constructive Method for Exploiting Code Motion

Synthesis of low-power selectively-clocked systems from high-level specification

Bus-Based Communication Synthesis on System-Level

Hardware/Software Partitioning with Iterative Improvement Heuristics

The use of a virtual instruction set for the software synthesis of Hw/Sw embedded systems

A Codesign Experiment in Acoustic Echo Cancellation: GMDFa

Memory Organization for Improved Data Cache Performance in Embedded Processors

Size-Constrained Code Placement for Cache Miss Rate Reduction

Instruction Set Design and Optimizations for Address Computation in DSP Architectures

DSP processor/compiler co-design: a quantitative approach

Modeling Multicomputer Task Allocation as a Vector Packing Problem

A Comparison of Functional and Structural Partitioning

Flow Graph Balancing for Minimizing the Required Memory Bandwidth

Throughput Optimization in Disk-Based Real-Time Application Specific Systems

Testability Insertion in Behavioral Descriptions

Index of Authors

Eliminating false loops caused by sharing in control path

Content Provider	ACM Digital Library
Author	Su, A. Liu, Ta-Yung Lee, M. T. -C. Hsu, Yu-Chin
Abstract	In high level synthesis, resource sharing may result in a circuit containing false loops that pose great difficulty in timing validation during design sign-off phase. It is hence desirable to avoid generating any false loops in a synthesized circuit. Previous work considered mainly data path sharing for false loop elimination. However, for a complete circuit with both data path and control path, false loops can be created due to control logic sharing, even though the loops caused by data path sharing have all been removed. In this paper we present a novel approach to detect and eliminate the false loops caused by control logic sharing. An effective filter is devised to reduce the computation complexity of false loop detection, which is based on checking the level numbers that are propagated from data path operators to inputs/outputs of the control path. Only the input/output pairs of the control path identified by the filter are further investigated by traversing into the data path for false loop detection. A removal algorithm is then applied to eliminate the detected false loops, followed by logic minimization to further optimize the circuit. Experimental results show that for nine example circuits we tested, the final designs after false loop removal and logic minimization give only slightly larger area than the original ones that contain false loops.
File Format	PDF
ISBN	0818675632
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1996-11-06
Access Restriction	Subscribed
Subject Keyword	Removal algorithm Data path sharing Control path sharing Design sign-off phase Filter Control logic sharing Logic minimization Timing validation Computation complexity Resource sharing False loops High level synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Eliminating false loops caused by sharing in control path.

Eliminating false loops caused by sharing in control path

Eliminating false loops caused by sharing in control path

Hierarchical scheduling in high level synthesis using resource sharing across nested loops

Register binding for clock period minimization

Data-path synthesis using path analysis

False loops through resource sharing (logic CAD)

An approach to rtl false path mapping using uniqueness of paths.

Register sharing verification during data-path synthesis (2007)

Eliminating false loops caused by sharing in control path

Similar Documents

Eliminating false loops caused by sharing in control path.

Eliminating false loops caused by sharing in control path

Eliminating false loops caused by sharing in control path

Hierarchical scheduling in high level synthesis using resource sharing across nested loops

Register binding for clock period minimization

Data-path synthesis using path analysis

False loops through resource sharing (logic CAD)

An approach to rtl false path mapping using uniqueness of paths.

Register sharing verification during data-path synthesis (2007)

Eliminating false loops caused by sharing in control path