NDLI: Scalable OpenCL FPGA Computing Evolution

Please wait, while we are loading the content...

GPGPU Acceleration using OpenCL for a Spotlight SAR Simulator

CUDA-on-CL: a compiler and runtime for running NVIDIA® CUDA™ C++11 applications on OpenCL™ 1.2 Devices

Heterogeneous Computing Using Modern C++ with OpenCL Devices: Tutorial at IWOCL 2017

Production-CL library for iterative scientific calculations

Using SYCL as an Implementation Framework for HPX.Compute

Near Real-Time Risk Simulation of Complex Portfolios on Heterogeneous Computing Systems with OpenCL

Challenges and Opportunities in Native GPU Debugging

Harnessing the Power of FPGAs with the Intel FPGA SDK for OpenCL™

Scalable OpenCL FPGA Computing Evolution

SYCL C++ and OpenCL interoperability experimentation with triSYCL

A Performance and Energy Evaluation of OpenCL-accelerated Molecular Docking

Accelerated Machine Learning Using TensorFlow and SYCL on OpenCL Devices

Unlock Intel GPUs for High Performance Compute, Media and Computer Vision with Intel OpenCL Extensions

Opening the black box: developer friendly way to see under OpenCL driver's hood

SYCL-BLAS: Leveraging Expression Trees for Linear Algebra

Assessing the feasibility of OpenCL CPU implementations for agent-based simulations

Applying Models of Computation to OpenCL Pipes for FPGA Computing

dlmCl: Optimization of CPU-GPU memory transfers for OpenCL devices with HSA

Enabling FPGAs as a True Device in the OpenCL Standard: Bridging the Gap for FPGAs

Faster, smarter computer vision with AI and OpenCL

Host Pipes: Direct Streaming Interface Between OpenCL Host and Kernel

Creating High Performance Applications with Intel's FPGA OpenCL™ SDK

OpenCL Interoperability with OpenVX Graphs

OpenCL in Scientific High Performance Computing: The Good, the Bad, and the Ugly

The Windsor Build and Testing Framework

Symphony: Task Scheduling and Memory Management in Heterogeneous Computing

Effective simulation of kinetic equations for bosonic system with two-particle interaction using OpenCL

Analyzing and improving performance portability of OpenCL applications via auto-tuning

Compiler Techniques for Efficient MATLAB to OpenCL Code Generation

Wavefront Parallel Processing on GPUs with an Application to Video Encoding Algorithms

Modeling Explicit SIMD Programming With Subgroup Functions

Accelerating Applications at Cloud Scale using FPGAs

Scalable OpenCL FPGA Computing Evolution

Content Provider	ACM Digital Library
Author	Vassiliev, Andrei V.
Abstract	Multi-FPGA acceleration has already shown several orders of magnitude speedups in today's analytics, scientific, financial, image processing and machine learning applications. However, the scalability of FPGA-based HPC demanded by the future avalanche of data and network traffic is still in its infancy. OpenCL memory model holds the promise of straightforward and pragmatic scalability of FPGA computing beyond single FPGA within the framework of today's OpenCL FPGA compilers. Scientific Concepts International develops novel Smart Cell Interconnect (SCI) optimized for OpenCL global memory, streaming data accesses and network packets encapsulated into switched cells. Recent advances in Open Source tools based on polyhedral model and IR enable development of source-to-source coarse grain code and data partitioning of the HPC workloads written initially in OpenCL and followed by C/C++, SYCL. Evolution of the multi-FPGA partitioning tools and SCI interconnect IP will enable true scalability of the computing fabric of arrays and clusters of FPGAs. Cloud FPGA computing, fog computing at the source of the generated data as well as fusion of networking, security, and computing are addressed by our architecture, partitioner tools, and future product roadmap.
Starting Page	1
Ending Page	2
Page Count	2
File Format	PDF
ISBN	9781450352147
DOI	10.1145/3078155.3078165
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-05-16
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Fog computing Opencl global memory model Cloud computing Data partitioning Scalable interconnect Source-to-source code partitioning Multi-fpga
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Using an OpenCL framework to evaluate interconnect implementations on FPGAs

A Scalable Runtime for the ECOSCALE Heterogeneous Exascale Hardware Platform

Applying Models of Computation to OpenCL Pipes for FPGA Computing

A Cloud Server Oriented FPGA Accelerator for LSTM Recurrent Neural Network

Securing combined Fog-to-Cloud system Through SDN Approach

Scalable transactions in Cloud Data Stores

Improving Data Partitioning Performance on OpenCL-Based FPGAs

PDDS - Improving cloud data storage security using data partitioning technique

OpenCL memory infrastructure for FPGAs (abstract only)

Scalable OpenCL FPGA Computing Evolution

Similar Documents

Using an OpenCL framework to evaluate interconnect implementations on FPGAs

A Scalable Runtime for the ECOSCALE Heterogeneous Exascale Hardware Platform

Applying Models of Computation to OpenCL Pipes for FPGA Computing

A Cloud Server Oriented FPGA Accelerator for LSTM Recurrent Neural Network

Securing combined Fog-to-Cloud system Through SDN Approach

Scalable transactions in Cloud Data Stores

Improving Data Partitioning Performance on OpenCL-Based FPGAs

PDDS - Improving cloud data storage security using data partitioning technique

OpenCL memory infrastructure for FPGAs (abstract only)

Scalable OpenCL FPGA Computing Evolution