Loading...
Please wait, while we are loading the content...
Similar Documents
Towards State-Based RT Analysis of FSM-SADFGs on MPSoCs with Shared Memory Communication
| Content Provider | ACM Digital Library |
|---|---|
| Author | Stemmer, Ralf Fakih, Maher Nebel, Wolfgang Grüttner, Kim |
| Abstract | Scenario-Aware Data-Flow Graphs (SADFGs) were introduced to capture the behavior of embedded applications achieving a good trade-off between expressiveness and analyzability. On the one side, they support the timing analysis of real-time applications, especially those running on MPSoCs, due to the clean separation of computation and communication phases in their executing nodes. On the other side, SADFGs allow the expression of a more dynamic behaviors than Synchronous dataflow graphs by allowing dynamic token-rates of single nodes depending on pre-defined typical scenarios. The fact which leads to more efficiency and better throughput. In this paper, we describe the extension of a previous model-checking based real-time analysis approach to allow the analysis of timing bounds for FSM-SADFGs mapped on a shared memory multiprocessor architecture. We demonstrate our approach on an MPEG decoder application being viable to obtain the worst-case end-to-end latency of its implementation under different scenarios on a 2-tiles MPSoC. |
| Starting Page | 1 |
| Ending Page | 6 |
| Page Count | 6 |
| File Format | |
| ISBN | 9781450348409 |
| DOI | 10.1145/3023973.3023979 |
| Language | English |
| Publisher | Association for Computing Machinery (ACM) |
| Publisher Date | 2017-01-23 |
| Publisher Place | New York |
| Access Restriction | Subscribed |
| Subject Keyword | Fsm-sadf Real-time analysis Sdf Mpsocs Scenario-aware dataflow graphs Model-checking |
| Content Type | Text |
| Resource Type | Article |
