NDLI: Enabling efficient preemption for SIMT architectures with lightweight context switching

Please wait, while we are loading the content...

Towards green aviation with python at petascale

Extreme-scale phase field simulations of coarsening dynamics on the sunway taihulight supercomputer

The vectorization of the tersoff multi-body potential: an exercise in performance portability

Development effort estimation in HPC

Scheduling-aware routing for supercomputers

PFEAST: a high performance sparse eigenvalue solver using distributed-memory linear solvers

Pinpointing scale-dependent integer overflow bugs in large-scale parallel applications

Simulation and performance analysis of the ECMWF tape library system

HARP: predictive transfer optimization based on historical analysis and real-time probing

Failure detection and propagation in HPC systems

Graph colouring as a challenge problem for dynamic graph processing on distributed systems

Understanding performance interference in next-generation HPC systems

Enhancing infiniband with openflow-style SDN capability

PIPES: a language and compiler for task-based programming on distributed-memory clusters

Granularity and the cost of error recovery in resilient AMR scientific applications

MUSA: a multi-level simulation approach for next-generation HPC machines

Exploring the potentials of parallel garbage collection in SSDs for enterprise storage systems

Translating OpenMP device constructs to OpenCL using unnecessary data transfer elimination

Optimizing memory efficiency for deep convolutional neural networks on GPUs

GreenLA: green linear algebra software for GPU-accelerated heterogeneous computing

Optimal execution of co-analysis for large-scale molecular dynamics simulations

A PCIe congestion-aware performance model for densely populated accelerator servers

Designing scalable b-Matching algorithms on distributed memory multiprocessors by approximation

An ephemeral burst-buffer file system for scientific applications

Distributed-memory large deformation diffeomorphic 3D image registration

Elastic multi-resource fairness: balancing fairness and efficiency in coupled CPU-GPU architectures

Characterizing parallel scientific applications on commodity clusters: an empirical study of a tapered fat-tree

Extended task queuing: active messages for heterogeneous systems

High-frequency nonlinear earthquake simulations on petascale heterogeneous supercomputers

Transient guarantees: maximizing the value of idle cloud capacity

Modeling dilute solutions using first-principles molecular dynamics: computing more than a million atoms with over a million cores

A highly effective global surface wave numerical simulation with ultra-high resolution

Increasing molecular dynamics simulation rates with an 8-fold increase in electrical power efficiency

MetaMorph: a library framework for interoperable kernels on multi- and many-core clusters

Evaluating HPC networks via simulation of parallel workloads

Block iterative methods and recycling for improved scalability of linear solvers

Compiler-directed lightweight checkpointing for fine-grained guaranteed soft error recovery

Real-time synthesis of compression algorithms for scientific data

SERF: efficient scheduling for fast deep neural network serving via judicious parallelism

Improving application resilience to memory errors with lightweight compression

An exploration of optimization algorithms for high performance tensor completion

Reliable and efficient performance monitoring in linux

Designing MPI library with on-demand paging (ODP) of infiniband: challenges and benefits

A domain-specific compiler for a parallel multiresolution adaptive numerical simulation environment

Extreme scale plasma turbulence simulations on top supercomputers worldwide

A machine learning framework for performance coverage analysis of proxy applications

Týr: blob storage meets built-in transactions

dCUDA: hardware supported overlap of computation and communication

Unprotected computing: a large-scale study of DRAM raw error rate on a supercomputer

Merge-based parallel sparse matrix-vector multiplication

Scalemine: scalable parallel frequent subgraph mining in a single large graph

Watch out for the bully!: job interference study on dragonfly network

A parallel algorithm for finding all pairs k-mismatch maximal common substrings

Server-side log data analytics for I/O workload characterization and coordination on large shared storage systems

ZNNi: maximizing the inference throughput of 3D convolutional networks on CPUs and GPUs

DCA: a DRAM-cache-aware DRAM controller

Performance analysis, design considerations, and applications of extreme-scale in situ infrastructures

Perilla: metadata-based optimizations of an asynchronous runtime for adaptive mesh refinement

Refactoring and optimizing the community atmosphere model (CAM) on the sunway taihulight supercomputer

Multi-resource fair sharing for datacenter jobs with placement constraints

Simulations of below-ground dynamics of fungi: 1.184 pflops attained by automated generation and autotuning of temporal blocking codes

10M-core scalable fully-implicit solver for nonhydrostatic atmospheric dynamics

Enhanced MPSM3 for applications to quantum biological simulations

Truenorth ecosystem for brain-inspired computing: scalable systems, software, and applications

Flexfly: enabling a reconfigurable dragonfly through silicon photonics

Scalable non-blocking preconditioned conjugate gradient methods

Understanding error propagation in GPGPU applications

Performance modeling of in situ rendering

FlipBack: automatic targeted protection against silent data corruption

An efficient and scalable algorithmic method for generating large: scale random graphs

Evaluating and optimizing OpenCL kernels for high performance computing with FPGAs

The mont-blanc prototype: an alternative approach for HPC systems

Automating wavefront parallelization for sparse matrix computations

A parallel arbitrary-order accurate AMR algorithm for the scalar advection-diffusion equation

Caliper: performance introspection for HPC software stacks

DAOS and friends: a proposal for an exascale storage system

Daino: a high-level framework for parallel and efficient AMR on GPUs

A data driven scheduling approach for power management on HPC systems

Strassen's algorithm reloaded

Efficient delaunay tessellation through K-D tree decomposition

Measuring and understanding throughput of network topologies

Accelerating lattice QCD multigrid on GPUs using fine-grained parallelization

G-store: high-performance graph store for trillion-edge processing

High performance emulation of quantum circuits

Enabling efficient preemption for SIMT architectures with lightweight context switching

LIBXSMM: accelerating small matrix multiplications by runtime code generation

A multi-faceted approach to job placement for improved performance on extreme-scale systems

Enabling efficient preemption for SIMT architectures with lightweight context switching

Content Provider	ACM Digital Library
Author	Zhou, Huiyang Nyland, Lars Lin, Zhen
Abstract	Context switching is a key technique enabling preemption and time-multiplexing for CPUs. However, for single-instruction multiple-thread (SIMT) processors such as high-end graphics processing units (GPUs), it is challenging to support context switching due to the massive number of threads, which leads to a huge amount of architectural states to be swapped during context switching. The architectural state of SIMT processors includes registers, shared memory, SIMT stacks and barrier states. Recent works present thread-block-level preemption on SIMT processors to avoid context switching overhead. However, because the execution time of a thread block (TB) is highly dependent on the kernel program. The response time of preemption cannot be guaranteed and some TB-level preemption techniques cannot be applied to all kernel functions. In this paper, we propose three complementary ways to reduce and compress the architectural states to achieve lightweight context switching on SIMT processors. Experiments show that our approaches can reduce the register context size by 91.5% on average. Based on lightweight context switching, we enable instruction-level preemption on SIMT processors with compiler and hardware co-design. With our proposed schemes, the preemption latency is reduced by 59.7% on average compared to the naive approach.
Starting Page	1
Ending Page	11
Page Count	11
File Format	PDF
ISBN	9781467388153
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-11-13
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in